參數(shù)資料
型號(hào): AD7490BCP
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
中文描述: 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, QCC32
封裝: MO-220-VHHD-2, LFCSP-32
文件頁數(shù): 15/24頁
文件大小: 2255K
代理商: AD7490BCP
AD7490
–15–
REV. A
1
14
CS
SCLK
DOUT
DIN
16
1
14
16
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 1, PM0 1
DATA IN TO CONTROL REGISTER
TO KEEP PART IN NORMAL MODE, LOAD
PM1
1, PM0
1 IN CONTROL REGISTER
PART IS FULLY POWERED UP
ONCE T
POWER UP
HAS ELAPSED
t
12
PART BEGINS TO POWER UP ON
CS
RISING EDGE AS PM1 1, PM0 1
DATA IN TO CONTROL/SHADOW REGISTER
PART IS IN FULL
SHUTDOWN
Figure 13. Full Shutdown Mode Operation
1
CS
SCLK
DOUT
DIN
16
1
16
1
16
DUMMY CONVERSION
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
INVALID DATA
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL/SHADOW REGISTER
PART ENTERS
SHUTDOWN ON
CS
RISING EDGE AS
PM1 0, PM0 1
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 0, PM0 1
DATA IN TO CONTROL/SHADOW REGISTER
CONTROL REGISTER CONTENTS SHOULD
NOT CHANGE, WRITE BIT 0
TO KEEP PART IN THIS MODE, LOAD PM1 0, PM0 1
IN CONTROL REGISTER OR SET WRITE BIT = 0
PART IS FULLY
POWERED UP
PART BEGINS
TO POWER
UP ON
CS
FALLING EDGE
PART ENTERS
SHUTDOWN ON
CS
RISING EDGE AS
PM1 0, PM0 1
Figure 14. Auto Shutdown Mode Operation
Normal Mode (PM1 = PM0 = 1)
This mode is intended for the fastest throughput rate performance
as the user does not have to worry about any power-up times with
the AD7490 remaining fully powered at all times. Figure 12 shows
the general diagram of the operation of the AD7490 in this mode.
1
12
CS
SCLK
DOUT
DIN
16
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
NOTES
1. CONTROL REGISTER DATA IS LOADED ON FIRST 12 SCLK CYCLES
2. SHADOW REGISTER DATA IS LOADED ON FIRST 16 SCLK CYCLES
DATA IN TO CONTROL/SHADOW REGISTER
Figure 12. Normal Mode Operation
The conversion is initiated on the falling edge of
CS
and the track
and hold will enter hold mode as described in the Serial Interface
section. The data presented to the AD7490 on the DIN line during
the first 12 clock cycles of the data transfer is loaded to the
Control Register (provided WRITE Bit is 1). If data is to be written to
the Shadow Register (SEQ 0, SHADOW 1 on previous write),
data presented on the DIN line during the first 16 SCLK cycles is
loaded into the Shadow Register. The part will remain fully powered
up in Normal Mode at the end of the conversion as long as PM1
and PM0 are set to 1 in the write transfer during that conversion.
To ensure continued operation in Normal Mode, PM1 and PM0 are
both loaded with 1 on every data transfer. Sixteen serial clock
cycles are required to complete the conversion and access the
conversion result. The track and hold will go back into track on
the 14th SCLK falling edge.
CS
may then idle high until the next
conversion or may idle low until sometime prior to the next
conversion, (effectively idling
CS
low).
Once a data transfer is complete (DOUT has returned to three-
state WEAK/
TRI
Bit 0), another conversion can be initiated
after the quiet time, t
QUIET
, has elapsed by bringing
CS
low again.
Full Shutdown (PM1 = 1, PM0 = 0)
In this mode, all internal circuitry on the AD7490 is powered
down. The part retains information in the Control Register during
full shutdown. The AD7490 remains in full shutdown until
the power management bits in the Control Register, PM1 and
PM0, are changed.
If a write to the Control Register occurs while the part is in Full
Shutdown, with the power management bits changed to PM0 =
PM1 = 1, Normal Mode, the part will begin to power up on the
CS
rising edge. The track and hold that was in hold while the part was
in Full Shutdown will return to track on the 14th SCLK falling edge.
To ensure that the part is fully powered up, t
POWER UP
(t
12
)
should have elapsed before the next
CS
falling edge. Figure 13
shows the general diagram for this sequence.
Auto Shutdown (PM1 = 0, PM0 = 1)
In this mode, the AD7490 automatically enters shutdown at the
end of each conversion when the Control Register is updated.
When the part is in shutdown, the track and hold is in hold mode.
Figure 14 shows the general diagram of the operation of the
相關(guān)PDF資料
PDF描述
AD7490BRU 16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
AD7492 Evaluation Board for 12-bit high speed, low power, successive-approximation ADC
AD7492CB Evaluation Board for 12-bit high speed, low power, successive-approximation ADC
AD75004 Quad 12-Bit D/A Converter
AD75004KN ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7490BCP-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 32-Pin LFCSP EP T/R
AD7490BCP-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 32-Pin LFCSP EP T/R
AD7490BCPZ 功能描述:IC ADC 12BIT 16CH 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7490BCPZ 制造商:Analog Devices 功能描述:IC, ADC, 12BIT, 1MSPS, LFCSP-32
AD7490BCPZ-REEL7 功能描述:IC ADC 12BIT 16CHAN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極