參數(shù)資料
型號(hào)： AD7495BRZ-REEL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/25頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT SRL LP W/REF 8-SOIC
標(biāo)準(zhǔn)包裝： 2,500
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 10.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-SOIC（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 8-SOIC
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 1 個(gè)單端，單極
AD7475/AD7495
Rev. B | Page 20 of 24
SERIAL INTERFACE
Figure 26 shows the detailed timing diagram for serial inter-
facing to the AD7475/AD7495. The serial clock provides the
conversion clock and also controls the transfer of information
from the AD7475/AD7495 during conversion.
CS initiates the data transfer and conversion process. The falling
edge of CS puts the track-and-hold into hold mode and takes
the bus out of three-state. The analog input is sampled at this
point.
The conversion is also initiated at this point and requires
16 SCLK cycles to complete. Once 13 SCLK falling edges have
elapsed, the track-and-hold goes back into track on the next
SCLK rising edge, as shown in Figure 26 at Point B. On the 16th
SCLK falling edge, the SDATA line goes back into three-state.
If the rising edge of CS occurs before 16 SCLKs have elapsed,
the conversion is terminated and the SDATA line goes back
into three-state, as shown in Figure 27; otherwise SDATA
returns to three-state on the 16th SCLK falling edge, as shown
Sixteen serial clock cycles are required to perform the con-
version process and to access data from the AD7475/AD7495.
CS going low provides the first leading zero to be read in by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges beginning with the second
leading zero; thus the first falling clock edge on the serial clock
has the second leading zero provided. The final bit in the data
transfer is valid on the 16th falling edge, having been clocked out
on the previous (15th) falling edge.
In applications with a slower SCLK, it may be possible to read in
data on each SCLK rising edge, although the first leading zero
still has to be read on the first SCLK falling edge after the CS
falling edge. Therefore, the first rising edge of SCLK after the
CS falling edge provides the second leading zero and the 15th
rising SCLK edge has DB0 provided. This method may not
work with most microprocessors/DSPs, but could possibly be
used with FPGAs and ASICs.
SCLK
1
5
13
15
SDATA
FOUR LEADING ZEROS
THREE-STATE
t4
2
3
16
t5
t3
tQUIET
tCONVERT
t2
THREE-STATE
DB11
DB10
DB2
DB0
t6
t7
t8
14
0
B
DB1
4
01684-B
-027
CS
Figure 26. Serial Interface Timing Diagram
SCLK
1
5
13
15
SDATA
FOUR LEADING ZEROS
THREE-STATE
t4
2
3
16
t9
t3
tQUIET
tCONVERT
t2
THREE-STATE
DB11
DB10
DB2
t6
t7
14
0
B
4
01684-B
-028
CS
Figure 27. Serial Interface Timing Diagram — Conversion Termination
相關(guān)PDF資料
PDF描述
MS27473E10B99SB CONN PLUG 7POS STRAIGHT W/SCKT
LTC2355IMSE-12#TRPBF IC ADC 12BIT 3.5MSPS 10-MSOP
LTC2356IMSE-12#TRPBF IC ADC 12BIT 3.5MSPS 10-MSOP
MS27467T11A35SA CONN PLUG 13POS STRAIGHT W/SCKT
AD7694ARMZRL7 IC ADC 16BIT SAR 250KSPS 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7495BRZ-REEL3 制造商:AD 制造商全稱:Analog Devices 功能描述:1MSPS,12-Bit ADCs
AD7495BRZ-REEL7 功能描述:IC ADC 12BIT SRL LP W/REF 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極
AD7495BRZ-REEL73 制造商:AD 制造商全稱:Analog Devices 功能描述:1MSPS,12-Bit ADCs
AD7495CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for 1MSPS, 12-Bit ADC
AD75004 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit D/A Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*