參數(shù)資料
型號(hào): AD7541AAQ
廠商: Analog Devices Inc
文件頁數(shù): 5/8頁
文件大小: 0K
描述: IC DAC 12BIT MULT MONO 18-CDIP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 21
設(shè)置時(shí)間: 600ns
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -25°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 18-CDIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 18-CDIP
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): *
AD7541A
–5–
REV. B
BIPOLAR OPERATION
(4-QUADRANT MULTIPLICATION)
Figure 5 and Table III illustrate the circuitry and code relation-
ship for bipolar operation. With a dc reference (positive or nega-
tive polarity) the circuit provides offset binary operation. With
an ac reference the circuit provides full 4-quadrant multiplication.
With the DAC loaded to 1000 0000 0000, adjust R1 for
VOUT = 0 V (alternatively, one can omit R1 and R2 and adjust
the ratio of R3 to R4 for VOUT = 0 V). Full-scale trimming can
be accomplished by adjusting the amplitude of VREF or by vary-
ing the value of R5.
As in unipolar operation, A1 must be chosen for low VOS and
low IB. R3, R4 and R5 must be selected for matching and track-
ing. Mismatch of 2R3 to R4 causes both offset and full-scale
error. Mismatch of R5 to R4 or 2R3 causes full-scale error. C1
phase compensation (10 pF to 50 pF) may be required for sta-
bility, depending on amplifier used.
AD7541A
A1
3
R2
*
VDD
16
17
18
1
2
VDD
RFB
VREF
PINS 4–15
GND
OUT1
OUT2
R1
*
VIN
BIT 1 – BIT 12
DIGITAL
GROUND
ANALOG
COMMON
C1
33pF
AD544L
VOUT
AD544J
A2
R4
20k
R5
20k
R3
10k
R6
5k
10%
*FOR VALUES OF R1 AND R2
SEE TABLE 1.
Figure 5. Bipolar Operation (4-Quadrant Multiplication)
Table III. Bipolar Code Table for Offset Binary Circuit of
Figure 5
Binary Number in DAC
MSB
LSB
Analog Output, VOUT
1 1 1 1
+VIN
2047
2048
1 0 0 0
0 0 0 0
0 0 0 1
+VIN
1
2048
1 0 0 0
0 0 0 0
0 Volts
0 1 1 1
1 1 1 1
–VIN
1
2048
0 0 0 0
–VIN
2048
Figure 6 and Table IV show an alternative method of achieving
bipolar output. The circuit operates with sign plus magnitude
code and has the advantage of giving 12-bit resolution in each
quadrant, compared with 11-bit resolution per quadrant for the
circuit of Figure 5. The AD7592 is a fully protected CMOS
changeover switch with data latches. R4 and R5 should match
each other to 0.01% to maintain the accuracy of the D/A con-
verter. Mismatch between R4 and R5 introduces a gain error.
A2
AD7541A
A1
3
R2
*
VDD
16
17
18
1
2
VDD
RFB
VREF
PINS 4–15
GND
OUT1
OUT2
R1
*
VIN
BIT 1 – BIT 12
DIGITAL
GROUND
ANALOG
COMMON
C1
33pF
AD544L
VOUT
AD544J
R5
20k
*FOR VALUES OF R1 AND R2
SEE TABLE 1.
R4
20k
R3
10k
10%
1/2 AD7592JN
SIGN BIT
Figure 6. 12-Bit Plus Sign Magnitude Operation
Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit
of Figure 6
Sign
Binary Number in DAC
Bit
MSB
LSB
Analog Output, VOUT
0
1 1 1 1
+VIN
×
4095
4096
0
0 0 0 0
0 Volts
1
0 0 0 0
0 Volts
1
1 1 1 1 1 1 1 1
1 1 1 1
–VIN ×
4095
4096
Note: Sign bit of “0” connects R3 to GND.
相關(guān)PDF資料
PDF描述
DAC8408FS IC DAC 8BIT QUAD W/MEMORY 28SOIC
AD9746BCPZRL IC DAC DUAL 14B 250MSPS 72-LFCSP
SY88803VKC IC AMP POST PECL 3.3V/5V 10-MSOP
AD7545JN IC DAC 12BIT MULTIPLYING 20-DIP
AD558KPZ-REEL7 IC DAC 8BIT MONO 5-15V IN 20PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7541AAQ/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD7541ABD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD7541ABQ 功能描述:IC DAC 12BIT MULT MONO 18-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7541ABQ/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD7541AD 制造商:Texas Instruments 功能描述: