- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8577 > AD7564ARS-B (Analog Devices Inc)IC DAC 12BIT QUAD 3.3V LP 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD7564ARS-B |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT QUAD 3.3V LP 28SSOP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 設置時間： | 500ns |
| 位數(shù)： | 12 |
| 數(shù)據接口： | 串行 |
| 轉換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 50µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 8 電流，單極；8 電流，雙極 |
| 采樣率（每秒）： | 1.8M |
REV.
AD7564
–14–
AD7564 to ADSP-2101/ADSP-2103 Interface
Figure 23 shows a serial interface between the AD7564 and the
ADSP-2101/ADSP-2103 digital signal processors. The ADSP-
2101 operates from 5 V while the ADSP-2103 operates from
3 V supplies. These processors are set up to operate in the
SPORT Transmit Alternate Framing Mode.
The following DSP conditions are recommended: Internal
SCLK; Active low Framing Signal; 16-bit word length. Trans-
mission is initiated by writing a word to the TX register after the
SPORT has been enabled. The data is then clocked out on ev-
ery rising edge of SCLK after TFS goes low. TFS stays low un-
til the next data transfer.
CLR
FSIN
SDIN
CLKIN
LDAC
TFS
DT
SCLK
FO
ADSP-2101/
ADSP-2103
AD7564*
*ADDITIONAL PINS OMMITTED FOR CLARITY
+5V
Figure 23. AD7564 to ADSP-2101/ADSP-2103 Interface
AD7564 to TMS320C25 Interface
Figure 24 shows an interface circuit for the TMS320C25 digital
signal processor. The data on the DX pin is clocked out of
the processor’s Transmit Shift Register by the CLKX signal.
Sixteen-bit transmit format should be chosen by setting the FO
bit in the ST1 register to 0. The transmit operation begins
when data is written into the data transmit register of the
TMS320C25. This data will be transmitted when the FSX line
goes low while CLKX is high or going high. The data, starting
with the MSB, is then shifted out to the DX pin on the rising
edge of CLKX. When all bits have been transmitted, the user
can update the DAC outputs by bringing the XF output flag
low.
CLR
FSIN
SDIN
CLKIN
LDAC
FSX
DX
CLKX
XF
TMS320C25*
AD7564*
*ADDITIONAL PINS OMMITTED FOR CLARITY
+5V
CLOCK
GENERATION
Figure 24. AD7564 to TMS320C25 Interface
APPLICATION HINTS
Output Offset
CMOS D/A converters in circuits such as Figures 17, 18 and 19
exhibit a code dependent output resistance which in turn can
cause a code dependent error voltage at the output of the ampli-
fier. The maximum amplitude of this error, which adds to the
D/A converter nonlinearity, depends on VOS, where VOS is the
amplifier input offset voltage. For the AD7564 to maintain
specified accuracy with VREF at 10 V, it is recommended that
VOS be no greater than 500 V, or (50 × 10
–6)
× (V
REF), over
the temperature range of operation. Suitable amplifiers include
the ADOP-07, ADOP-27, AD711, AD845 or multiple versions
of these.
Temperature Coefficients
The gain temperature coefficient of the AD7564 has a maxi-
mum value of 5 ppm/
°C and a typical value of 2 ppm/°C. This
corresponds to gain shifts of 2 LSBs and 0.8 LSBs respectively
over a 100
°C temperature range. When trim resistors R1 and
R2 are used to adjust full scale in Figures 17 and 18, their tem-
perature coefficients should be taken into account. For further
information see “Gain Error and Gain Temperature Coefficient
of CMOS Multiplying DACs,” Application Note, Publication
Number E630c-5-3/86, available from Analog Devices.
High Frequency Considerations
The output capacitances of the AD7564 DACs work in con-
junction with the amplifier feedback resistance to add a pole to
the open loop response. This can cause ringing or oscillation.
Stability can be restored by adding a phase compensation ca-
pacitor in parallel with the feedback resistor. This is shown as
C1 in Figures 17 and 18.
B
相關PDF資料 |
PDF描述 |
|---|---|
| AD7840ARS | IC DAC 14BIT LOW POWER 5V 24SSOP |
| AD7837ANZ | IC DAC 12BIT MULT DUAL 24-DIP |
| AD558JD | IC DAC 8BIT 5-15V IN MONO 16CDIP |
| LTC2755BIUP-16#TRPBF | IC DAC 16BIT CUR OUT 64-QFN |
| AD667KP | IC DAC 12BIT W/BUFF LATCH 28PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7564ARS-BREEL | 功能描述:IC DAC 12BIT QUAD 3.3V LP 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7564ARSZ-B | 功能描述:IC DAC 12BIT QUAD 3.3V LP 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據接口:串行，SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7564ARSZ-BREEL | 功能描述:IC DAC 12BIT QUAD 3.3V LP 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7564ARZ-B | 功能描述:IC DAC 12BIT QUAD 3.3V LP 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7564ARZ-BREEL | 功能描述:IC DAC 12BIT QUAD 5V LP 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。