- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗11767 > AD7569JP (Analog Devices Inc)IC I/O PORT 8BIT ANLG 28-PLCC PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | AD7569JP |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 15/20闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC I/O PORT 8BIT ANLG 28-PLCC |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 39 |
| 绯诲垪锛� | LC²MOS |
| 鎳�(y墨ng)鐢細 | 妯℃摤 I/O |
| 鎺ュ彛锛� | 绺界窔 |
| 闆绘簮闆诲锛� | 4.75 V ~ 5.25 V |
| 灏佽/澶栨锛� | 28-LCC锛圝 褰㈠紩绶氾級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 28-PLCC锛�11.51x11.51锛� |
| 鍖呰锛� | 绠′欢 |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�鐣�(d膩ng)鍓嶇15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�
AD7569/AD7669鈥揟IMING CHARACTERISTICS1
Limit at
TMIN, TMAX
Parameter
25 C (All Grades)
(J, K, A, B Grades)
(S, T Grades)
Units
Test Conditions/Comments
DAC Timing
t1
80
90
ns min
WR
Pulse Width
t2
0
ns min
CS
, A/B to WR Setup Time
t3
0
ns min
CS
, A/B to WR Hold Time
t4
60
70
80
ns min
Data Valid to WR Setup Time
t5
10
ns min
Data Valid to WR Hold Time
ADC Timing
t6
50
ns min
ST
Pulse Width
t7
110
130
150
ns max
ST
to BUSY Delay
t8
20
30
ns max
BUSY
to INT Delay
t9
0
ns min
BUSY
to CS Delay
t10
0
ns min
CS
to RD Setup Time
t11
60
75
90
ns min
RD
Pulse Width Determined by t13.
t12
0
ns min
CS
to RD Hold Time
t13
2
60
75
90
ns max
Data Access Time after RD; CL = 20 pF
95
120
135
ns max
Data Access Time after RD; CL = 100 pF
t14
3
10
ns min
Bus Relinquish Time after RD
60
75
85
ns max
t15
65
75
85
ns max
RD
to INT Delay
t16
120
140
160
ns max
RD
to BUSY Delay
t17
2
60
75
90
ns max
Data Valid Time after BUSY; CL = 20 pF
90
115
135
ns max
Data Valid Time after BUSY; CL = 100 pF
NOTES
1Sample tested at +25
掳C to ensure compliance. All input control signals are specified with t
R = tF = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.
2t
13 and t17 are measured with the load circuits of Figure 1 and defined as the time required for an output to cross either 0.8 V or 2.4 V.
3t
l4 is defined as the time required for the data line to change 0.5 V when loaded with the circuit of Figure 2.
Specifications subject to change without notice.
REV. B
鈥�4鈥�
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7569/AD7669 features proprietary ESD protection circuitry, permanent dam-
age may occur on devices subjected to high energy electrostatic discharges. Therefore, proper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS
VDD to AGNDDAC or AGNDADC . . . . . . . . . . . . . 鈥�0.3 V, +7 V
VDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . 鈥�0.3 V, +7 V
VDD to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 鈥�0.3 V, +14 V
AGNDDAC or AGNDADC to DGND . . . . 鈥�0.3 V, VDD + 0.3 V
AGNDDAC to AGNDADC . . . . . . . . . . . . . . . . . . . . . . . . .
卤5 V
Logic Voltage to DGND . . . . . . . . . . . . . 鈥�0.3 V, VDD + 0.3 V
CLK Input Voltage to DGND . . . . . . . . . 鈥�0.3 V, VDD + 0.3 V
VOUT (VOUTA, VOUTB) to
AGND
1
DAC
. . . . . . . . . . . . . . . . . VSS 鈥� 0.3 V, VDD + 0.3 V
VIN to AGNDADC . . . . . . . . . . . . . . . VSS 鈥� 0.3 V, VDD + 0.3 V
NOTE
1Output may be shorted to any voltage in the range V
SS to VDD provided that the
power dissipation of the package is not exceeded. Typical short circuit current for
a short to AGND or VSS is 50 mA.
Figure 1. Load Circuits for Data Access Time Test
a. High-Z to VOH
Figure 2. Load Circuits for Bus Relinquish Time Test
b. High-Z to VOL
a. VOH to High-Z
b. VOL to High-Z
Power Dissipation (Any Package) to +75
掳C . . . . . . . . 450 mW
Derates above 75
掳C by . . . . . . . . . . . . . . . . . . . . . 6 mW/掳C
Operating Temperature Range
Commercial (J, K) . . . . . . . . . . . . . . . . . . . . . . 0
掳C to +70掳C
Industrial (A, B) . . . . . . . . . . . . . . . . . . . . . 鈥�40
掳C to +85掳C
Extended (S, T) . . . . . . . . . . . . . . . . . . . . 鈥�55
掳C to +125掳C
Storage Temperature Range . . . . . . . . . . . . 鈥�65
掳C to +150掳C
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . +300
掳C
*Stresses above those listed under 鈥淎bsolute Maximum Ratings鈥� may cause
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other condition above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
(See Figures 8, 10, 12; VDD = 5 V
5%; VSS = 0 V or 鈥�5 V
5%)
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| PIC16LF1903-I/SP | MCU 7KB FLASH LCD DVR 28-SPDIP |
| AD7669JRZ-REEL | IC I/O PORT 8BIT ANLG 28SOIC |
| 5413515-8 | CONN JACK BNC RT ANG 50 OHM 30AU |
| AD7669ARZ-REEL | IC I/O PORT 8BIT ANALOG 28SOIC |
| PIC16C505-04I/P | IC MCU OTP 1KX12 14DIP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ad7569jp-reel | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪: 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪: |
| AD7569JPZ | 鍔熻兘鎻忚堪:IC I/O PORT 8BIT ANLG 28PLCC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鎺ュ彛 - 灏堢敤 绯诲垪:LC²MOS 鐗硅壊鐢�(ch菐n)鍝�:NXP - I2C Interface 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 鎳�(y墨ng)鐢�:2 閫氶亾 I²C 澶氳矾寰�(f霉)鐢ㄥ櫒 鎺ュ彛:I²C锛孲M 绺界窔 闆绘簮闆诲:2.3 V ~ 5.5 V 灏佽/澶栨:16-TSSOP锛�0.173"锛�4.40mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-TSSOP 鍖呰:鍓垏甯� (CT) 瀹夎椤炲瀷:琛ㄩ潰璨艰 鐢�(ch菐n)鍝佺洰閷勯爜闈�:825 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:568-1854-1 |
| AD7569JPZ-REEL | 鍔熻兘鎻忚堪:IC I/O PORT 8BIT ANLG 28PLCC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鎺ュ彛 - 灏堢敤 绯诲垪:LC²MOS 鐗硅壊鐢�(ch菐n)鍝�:NXP - I2C Interface 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 鎳�(y墨ng)鐢�:2 閫氶亾 I²C 澶氳矾寰�(f霉)鐢ㄥ櫒 鎺ュ彛:I²C锛孲M 绺界窔 闆绘簮闆诲:2.3 V ~ 5.5 V 灏佽/澶栨:16-TSSOP锛�0.173"锛�4.40mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-TSSOP 鍖呰:鍓垏甯� (CT) 瀹夎椤炲瀷:琛ㄩ潰璨艰 鐢�(ch菐n)鍝佺洰閷勯爜闈�:825 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:568-1854-1 |
| AD7569JR | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:8-BIT CMOS I/O PORT IC - Bulk |
| AD7569JR-REEL | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Data Acquisition System Single ADC Single DAC 8-Bit 24-Pin SOIC W T/R |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�