- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373910 > AD760 (Analog Devices, Inc.) 16/18-Bit Self-Calibrating Serial/Byte DACPORT(16/18位自校準(zhǔn)單片D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD760 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16/18-Bit Self-Calibrating Serial/Byte DACPORT(16/18位自校準(zhǔn)單片D/A轉(zhuǎn)換器) |
| 中文描述： | 16/18-Bit自校準(zhǔn)串行/字節(jié)DACPORT（16/18位自校準(zhǔn)單片的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 333K |
| 代理商： | AD760 |
–10–
AD760
REV. A
Byte Mode Operation
is enabled by setting
SER
high, which
configures DB0–DB7 as data inputs. In this mode
HBE
and
LBE
are used to identify the data as either the high byte or the
low byte of the 16-bit word. The user can load the data in either
order into the first rank latch using the rising edge of the
CS
signal as shown in Figure 1a. The status of Pin 17 when
CLR
is
strobed determines whether the AD760 clears to unipolar or
bipolar zero. (But it cannot be hardwired to the desired state, as
in the serial mode.)
NOTE:
CS
is edge triggered.
HBE
,
LBE
,
CLR
,
SER
,
CAL
, and
LDAC are level triggered.
USING THE OUTPUT MULTIPLEXER
The onboard multiplexer allows the user to isolate the load from
the voltage variations at V
OUT
during calibration. To minimize
the glitch-impulse at MUX
OUT
, the multiplexer input, MUX
IN
,
should be tied to a voltage equal to the DAC’s negative
full-scale voltage. Since the DAC is loaded with the contents of
its first-rank latch before completing calibration, the DAC
should be programmed to negative full scale before calibrating.
This will minimize the voltage excursions of MUX
OUT
at the
beginning and end of calibration. If the glitch-impulse at the
beginning of calibration is not important, yet the user wants to
minimize the recovery time at MUX
OUT
, MUX
IN
should be set
to the voltage that corresponds to the data in the first-rank latch
before calibration is initiated.
The multiplexer series on-resistance limits its load-drive capability.
To attain 16-bit linearity, MUX
OUT
must be buffered with a
suitable op amp. The amplifier open loop-gain and common-
mode rejection contribute to gain error whereas the linearity of
these parameters affect the relative accuracy (or integral nonlin-
earity). In general, the amplifier linearity is not specified so its
effects must be determined empirically. Using the AD707, as
shown in Figure 9, the overall linearity error is within 0.5 LSB.
The AD707C/T initial voltage offset and its temperature coeffi-
cient will not contribute more than 0.1 LSB to the Bipolar Zero
Error over the entire operating temperature range. The settling
time to 1/2 LSB is typically 100 μs for a 20 V step. For applica-
tions that require faster settling, the AD820 can be used to
attain full-scale settling to within a 1/2 LSB in 20 μs. The addi-
tional linearity error from the AD820 will be no more than
0.25 LSB.
100pF
+V
CC
0.1μF
OUTPUT
AD707
OR
AD820
2
7
6
3
4
MUX
OUT
22
23
28
27
1
4
MUX
IN
AGND
V
OUT
24
3
SPAN/
BIP OFF
CALOK
+V
CC
1k
0.1μF
AD760
–V
EE
–V
EE
Figure 9. Buffering the AD760 Internal MUX
USING AN EXTERNAL MULTIPLEXER
An external multiplexer like the ADG419 allows the user to
minimize the glitch impulse when holding the output to any
predetermined voltage during calibration. The ADG419 can be
used with a high speed op amp like the AD829, as shown in Fig-
ure 10, to attain the fastest possible settling time while main-
taining 16-bit linearity. The settling time to 1/2 LSB for a 20 V
step is typically 10 μs.
AD760 TO MC68HC11 (SPI* BUS) INTERFACE
The AD760 interface to the Motorola SPI (serial peripheral in-
terface) is shown in Figure 11. The MOSI, SCK, and
SS
pins of
the HC11 are respectively connected to the S
IN
,
CS
and LDAC
pins of the AD760. The majority of the interfacing issues are
taken care of in the software initialization. A typical routine such
as the one shown below begins by initializing the state of the
various SPI data and control registers.
The most significant data byte (MSBY) is then retrieved from
memory and processed by the SENDAT subroutine. The
SS
pin is driven low by indexing into the PORTD data register and
clearing Bit 5. The MSBY is then sent to the SPI data
register where it is automatically transferred to the AD760.
*SPI is a registered trademark of Motorola.
MUX
OUT
22
23
28
1
4
MUX
IN
AGND
V
OUT
24
3
SPAN/
BIP OFF
CALOK
+V
CC
AD760
–V
EE
1nF
+V
CC
0.1μF
OUT
2
7
6
3
4
1k
0.1μF
–V
EE
60pF
ADG419
8
2
1
6
27
5
4
+V
CC
7
–V
EE
AD829
Figure 10. Using the AD760 with an External MUX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7610BCPZ1 | 16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC |
| AD7610BCPZ-RL | 16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC |
| AD7610BSTZ | 16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC |
| AD7610BSTZ-RL | 16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC |
| AD7621 | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7605-4BSTZ | 功能描述:16 Bit Analog to Digital Converter 4 Input 1 SAR 64-LQFP (12x12) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 位數(shù):16 采樣率（每秒）:300k 輸入數(shù):4 輸入類型:單端 數(shù)據(jù)接口:并聯(lián)，SPI 配置:S/H-MUX-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.3 V ~ 5.25 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（12x12） 標(biāo)準(zhǔn)包裝:1 |
| AD7605-4BSTZ-RL | 功能描述:IC ADC 16BIT 300KSPS ST642 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 位數(shù):16 采樣率（每秒）:300k 輸入數(shù):4 輸入類型:單端 數(shù)據(jù)接口:并聯(lián)，SPI 配置:S/H-MUX-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.3 V ~ 5.25 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（12x12） 標(biāo)準(zhǔn)包裝:1,500 |
| AD7606 | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD7606-4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/6-/4-Channel DAS with 16-Bit,Bipolar Input,Simultaneous Sampling ADC |
| AD7606-6 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/6-/4-Channel DAS with 16-Bit,Bipolar Input,Simultaneous Sampling ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。