- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10195 > AD7610BCPZ-RL (Analog Devices Inc)IC ADC 16BIT 250KSPS 48-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7610BCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 250KSPS 48-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 110mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7610
Data Sheet
Rev. A | Page 28 of 32
HARDWARE CONFIGURATION
The AD7610 can be configured at any time with the dedicated
hardware pins BIPOLAR, TEN, OB/2C, and PD for parallel mode
(SER/PAR = low) or serial hardware mode (SER/ PAR = high,
HW/SW = high). Programming the AD7610 for input range
configuration can be done before or during conversion. Like
the RESET input, the ADC requires at least one acquisition
time to settle as indicated in Figure 44. See Table 6 for pin descrip-
tions. Note that these inputs are high impedance when using
the software configuration mode.
SOFTWARE CONFIGURATION
The pins multiplexed on D[15:12] used for software configu-
ration are: HW/SW, SCIN, SCCLK, and SCCS. The AD7610 is
programmed using the dedicated write-only serial configurable
port (SCP) for conversion mode, input range selection, output
coding, and power-down using the serial configuration register.
See Table 9 for details of each bit in the configuration register.
The SCP can only be used in serial software mode selected with
SER/PAR = high and HW/SW = low since the port is multiplexed
on the parallel interface.
The SCP is accessed by asserting the port’s chip select, SCCS,
and then writing SCIN synchronized with SCCLK, which (like
SDCLK) is edge sensitive depending on the state of INVSCLK.
See Figure 45 for timing details. SCIN is clocked into the con-
figuration register MSB first. The configuration register is an
internal shift register that begins with Bit 8, the start bit. The 9th
SPPCLK edge updates the register and allows the new settings to be
used. As indicated in the timing diagram, at least one acquisition
time is required from the 9th SCCLK edge. Bits [4:3] and [1:0] are
reserved bits and are not written to while the SCP is being
updated.
The SCP can be written to at any time, up to 40 MHz, and it is
recommended to write to while the AD7610 is not busy convert-
ing, as detailed in Figure 45. In this mode, the full 750 kSPS is not
attainable because the time required for SCP access is (t31+ 9 × 1/
SCCLK +t8) minimum. If the full throughput is required, the
SCP can be written to during conversion, however it is not
recommended to write to the SCP during the last 475 ns of
conversion (BUSY = high) or performance degradation can
result. In addition, the SCP can be accessed in both serial
master and serial slave read during and read after convert modes.
Note that at power up, the configuration register is undefined.
The RESET input clears the configuration register (sets all bits
to 0), thus placing the configuration to 0 V to 5 V input, normal
mode, and twos complemented output.
Table 9. Configuration Register Description
Bit
Name
Description
8
START
START bit. With the SCP enabled (SCCS = low),
when START is high, the first rising edge of SCCLK
(INVSCLK = low) begins to load the register with
the new configuration.
7
BIPOLAR
Input Range Select. Used in conjunction with Bit 6,
TEN, per the following:
Input Range
BIPOLAR
TEN
0 V to 5 V
Low
0 V to 10 V
Low
High
±5 V
High
Low
±10 V
High
6
TEN
Input Range Select. See Bit 7, BIPOLAR.
5
PD
Power Down.
PD = Low, normal operation.
PD = High, power down the ADC. The SCP is
accessible while in power down. To power up the
ADC, write PD = low on the next configuration
setting.
4
RSV
Reserved.
3
RSV
Reserved.
2
OB/2C
Output Coding
OB/2C = Low, use twos complement output.
OB/2C = High, use straight binary output.
1
RSV
Reserved.
0
RSV
Reserved.
WARP,
IMPULSE
BUSY
HW/SW = 0
CNVST
BIPOLAR,
TEN
t8
SER/PAR = 0, 1
PD = 0
t8
06395-
044
Figure 44. Hardware Configuration Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27468P9A6S | CONN RCPT 6POS JAM NUT W/SCKT |
| MS27484T10F35PC | CONN PLUG 13POS STRAIGHT W/PINS |
| VI-BWT-MY | CONVERTER MOD DC/DC 6.5V 50W |
| MS27484T10F35PB | CONN PLUG 13POS STRAIGHT W/PINS |
| VI-BWR-MY | CONVERTER MOD DC/DC 7.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7610BSTZ | 功能描述:IC ADC 16BIT 250KSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7610BSTZ-RL | 功能描述:IC ADC 16BIT 250KSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7611ACP | 制造商:Analog Devices 功能描述:1MSPS, 16-BIT ADC S/W PROG. INPUT RANGES - Bulk |
| AD7611AST | 制造商:Analog Devices 功能描述:1MSPS, 16-BIT ADC S/W PROG. INPUT RANGES - Bulk |
| AD7612 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。