AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF
參數(shù)資料
型號(hào): AD7622BSTZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/28頁(yè)
文件大小: 0K
描述: IC ADC 16BIT DIFFERENTL 48-LQFP
標(biāo)準(zhǔn)包裝: 2,000
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 2M
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 85mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 1 個(gè)差分,雙極
配用: EVAL-AD7622CBZ-ND - BOARD EVALUATION FOR AD7622
AD7622
Rev. 0 | Page 5 of 28
TIMING SPECIFICATIONS
AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND RESET (Refer to Figure 31 and Figure 32)
Convert Pulse Width
t1
15
701
ns
Time Between Conversions (Warp Mode2/Normal Mode3)
t2
500/667
ns
CNVST Low to BUSY High Delay
t3
23
ns
BUSY High All Modes (Except Master Serial Read After Convert)
Warp Mode/Normal Mode
t4
360/485
ns
Aperture Delay
t5
1
ns
End of Conversion to BUSY Low Delay
t6
10
ns
Conversion Time (Warp Mode/Normal Mode)
t7
360/485
ns
Acquisition Time (Warp Mode/Normal Mode)
t8
140/182
ns
RESET Pulse Width
t9
15
ns
RESET Low to BUSY High Delay4
t38
10
ns
BUSY High Time from RESET Low4
t39
500
ns
PARALLEL INTERFACE MODES (Refer to Figure 33 to Figure 36 )
CNVST Low to Data Valid Delay (Warp Mode/Normal Mode)
t10
360/485
ns
Data Valid to BUSY Low Delay
t11
2
ns
Bus Access Request to Data Valid
t12
20
ns
Bus Relinquish Time
t13
2
15
ns
MASTER SERIAL INTERFACE MODES5 (Refer to Figure 37 and Figure 38)
CS Low to SYNC Valid Delay
t14
10
ns
CS Low to Internal SCLK Valid Delay5
t15
10
ns
CS Low to SDOUT Delay
t16
10
ns
CNVST Low to SYNC Delay (Warp Mode/Normal Mode)
t17
15/135
ns
SYNC Asserted to SCLK First Edge Delay
t18
2
ns
Internal SCLK Period6
t19
8
20
ns
Internal SCLK High6
t20
2
ns
Internal SCLK Low6
t21
3
ns
SDOUT Valid Setup Time6
t22
1
ns
SDOUT Valid Hold Time6
t23
0
ns
SCLK Last Edge to SYNC Delay6
t24
0
ns
CS High to SYNC HI-Z
t25
10
ns
CS High to Internal SCLK HI-Z
t26
10
ns
CS High to SDOUT HI-Z
t27
10
ns
BUSY High in Master Serial Read After Convert6
t28
ns
CNVST Low to SYNC Asserted Delay (Warp Mode/Normal Mode)
t29
375/500
ns
SYNC Deasserted to BUSY Low Delay
t30
13
ns
SLAVE SERIAL INTERFACE MODES (Refer to Figure 40 and Figure 41)
External SCLK Setup Time
t31
5
ns
External SCLK Active Edge to SDOUT Delay
t32
1
8
ns
SDIN Setup Time
t33
5
ns
SDIN Hold Time
t34
5
ns
External SCLK Period
t35
12.5
ns
External SCLK High
t36
5
ns
External SCLK Low
t37
5
ns
See Notes on next page.
相關(guān)PDF資料
PDF描述
VI-2NL-MX-F1 CONVERTER MOD DC/DC 28V 75W
MS27474T20B35PA CONN RCPT 79POS JAM NUT W/PINS
AD7622BCPZRL IC ADC 16BIT DIFFERENTL 48-LFCSP
IDT7204L50TP IC FIFO ASYNCH 4KX9 50NS 28DIP
MS27466E19F35PB CONN RCPT 66POS WALL MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7623 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Power, Low Distortion
AD7623ACP 制造商:Analog Devices 功能描述:ADC Single SAR 1.33Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 2LSB, 1.33MSPS ADC - Bulk
AD7623ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 1.33Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R
AD7623ACPZ 功能描述:IC ADC 16BIT 1.33MSPS 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端,雙極
AD7623ACPZRL 功能描述:IC ADC 16BIT 1.33MSPS 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端,雙極