- 您現在的位置：買賣IC網 > PDF目錄10526 > AD7623ASTZ (Analog Devices Inc)IC ADC 16BIT 1.33MSPS DFF 48LQFP PDF資料下載
參數資料
| 型號： | AD7623ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 17/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 1.33MSPS DFF 48LQFP |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| 位數： | 16 |
| 采樣率（每秒）： | 1.33M |
| 數據接口： | 串行，并聯(lián) |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 55mW |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數目和類型： | 1 個差分，雙極 |
| 配用： | EVAL-AD7623CBZ-ND - BOARD EVALUATION FOR AD7623 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7623
Rev. 0 | Page 24 of 28
SLAVE SERIAL INTERFACE
External Clock
The AD7623 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/INT pin is
held high. In this mode, several methods can be used to read
the data. The external serial clock is gated by CS. When CS and
RD are both low, the data can be read after each conversion or
during the following conversion. The external clock can be
either a continuous or a discontinuous clock. A discontinuous
clock can be either normally high or normally low when
diagrams of these methods.
While the AD7623 is performing a bit decision, it is important
that voltage transients be avoided on digital input/output pins,
or degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7623 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is recom-
mended that when an external clock is being provided, it is a
discontinuous clock that is toggling only when BUSY is low or,
more importantly, that it does not transition during the latter
half of BUSY high.
External Discontinuous Clock Data Read After
Conversion
Though the maximum throughput cannot be achieved using
this mode, it is the most recommended of the serial slave
modes. Figure 40 shows the detailed timing diagrams of this
method. After a conversion is complete, indicated by BUSY
returning low, the conversion result can be read while both CS
and RD are low. Data is shifted out MSB first with 16 clock
pulses and is valid on the rising and falling edges of the clock.
One advantage of this method is that conversion performance
is not degraded because there are no voltage transients on the
digital interface during the conversion process. Another
advantage is the ability to read the data at any speed up to
80 MHz, which accommodates both the slow digital host
interface and the fastest serial reading.
Finally, in this mode only, the AD7623 provides a daisy-chain
feature using the RDC/SDIN pin for cascading multiple con-
verters together. This feature is useful for reducing component
count and wiring connections when desired, as, for instance, in
isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 39. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the edge of SCLK opposite to the one used to
shift out the data on SDOUT. Hence, the MSB of the upstream
converter just follows the LSB of the downstream converter on
the next SCLK cycle.
00574-
039
SCLK
SDOUT
RDC/SDIN
AD7623
#1
(DOWNSTREAM)
AD7623
#2
(UPSTREAM)
BUSY
OUT
BUSY
DATA
OUT
SCLK
RDC/SDIN
SDOUT
SCLK IN
CNVST IN
CNVST
CS
CNVST
CS
CS IN
Figure 39. Two AD7623 Devices in a Daisy-Chain Configuration
External Clock Data Read During Previous Conversion
Figure 41 shows the detailed timing diagrams of this method.
During a conversion, while both CS and RD are low, the result
of the previous conversion can be read. The data is shifted out,
MSB first, with 16 clock pulses, and is valid on both the rising
and falling edge of the clock. The 16 bits have to be read before
the current conversion is complete; otherwise, RDERROR is
pulsed high and can be used to interrupt the host interface to
prevent incomplete data reading. There is no daisy-chain
feature in this mode, and RDC/SDIN input should always be
tied either high or low.
To reduce performance degradation due to digital activity, a fast
discontinuous clock of at least 40 MHz is recommended to
ensure that all the bits are read during the first half of the SAR
conversion phase.
It is also possible to begin to read data after conversion and
continue to read the last bits after a new conversion has been
initiated.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3102A22-23SY | CONN RCPT 8POS BOX MNT W/SCKT |
| AD976ARSZ | IC ADC 16BIT 100KSPS 28-SSOP |
| MS3102A22-23S | CONN RCPT 8POS BOX MNT W/SCKT |
| AD976ARZ | IC ADC 16BIT 100KSPS 28-SOIC |
| MS3102A22-17S | CONN RCPT 9POS BOX MNT W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7623ASTZRL | 功能描述:IC ADC 16BIT 1.33MSPS DFF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯(lián) 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD7623BD | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Data Acquisition |
| AD7625 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 6MSPS PulSAR Differential ADC |
| AD7625BCPZ | 功能描述:IC ADC 16BIT 6MSPS SAR 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯(lián) 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7625BCPZRL7 | 功能描述:IC ADC 16BIT 6MSPS SAR 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯(lián) 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。