- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10656 > AD7674ASTZ (Analog Devices Inc)IC ADC 18BIT 800KSPS 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7674ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 18BIT 800KSPS 48-LQFP |
| 產品培訓模塊： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 800k |
| 數(shù)據接口： | 串行，并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 138mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 產品目錄頁面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7674CBZ-ND - BOARD EVALUATION FOR AD7674 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7674
Rev. A | Page 23 of 28
degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7674 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is
recommended that when an external clock is being provided, it
is a discontinuous clock that only toggles when BUSY is low or,
more importantly, that it does not transition during the latter
half of BUSY high.
External Discontinuous Clock Data Read after
Conversion
Though maximum throughput cannot be achieved using this
mode, it is the most recommended of the serial slave modes.
Figure 42 shows the detailed timing diagrams of this method.
After a conversion is complete, indicated by BUSY returning
low, the result of this conversion can be read while both CS and
RD are low. Data is shifted out MSB first with 18 clock pulses,
and is valid on the rising and falling edge of the clock.
Among the advantages of this method, the conversion
performance is not degraded because there are no voltage
transients on the digital interface during the conversion process.
Also, data can be read at speeds up to 40 MHz, accommodating
both slow digital host interface and the fastest serial reading.
Finally, in this mode only, the AD7674 provides a daisy-chain
feature using the RDC/SDIN input pin to cascade multiple
converters together. This feature is useful for reducing
component count and wiring connections when desired (for
instance, in isolated multiconverter applications).
An example of the concatenation of two devices is shown in
Figure 44. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the edge of SCLK opposite the one used to
shift out data on SDOUT. Thus, the MSB of the upstream
converter follows the LSB of the downstream converter on the
next SCLK cycle.
SCLK
SDOUT
D17
D16
D1
D0
D15
X17
X16
X15
X1
X0
Y17
Y16
BUSY
SDIN
INVSCLK = 0
X17
X16
X
12
3
16
17
18
19
20
EXT/INT = 1
RD = 0
t35
t36 t37
t31
t32
t34
t16
t33
CS
03083-0-042
Figure 42. Slave Serial Data Timing for Reading (Read after Convert)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7984BRMZ | IC ADC 18BIT 1.3MSPS SAR 10MSOP |
| MAX9040AEUK+T | IC COMPARATOR SNGL SOT23-5 |
| AD7671ASTZ | IC ADC 16BIT CMOS 1MSPS 48-LQFP |
| MAX9013EUA+T | IC COMPARATOR TTL 8-UMAX |
| MAX9013ESA+T | IC COMPARATOR TTL 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7674ASTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC |
| AD7674ASTZL | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC |
| AD7674ASTZRL | 功能描述:IC ADC 18BIT 800KSPS 48-LQFP T/R RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7675 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 100 kSPS, Differential ADC |
| AD7675ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LFCSP EP |
發(fā)布緊急采購，3分鐘左右您將得到回復。