參數(shù)資料
型號(hào): AD7685CRMZRL7
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 24/28頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT PSEUDO-DIFF 10MSOP
產(chǎn)品培訓(xùn)模塊: Power Line Monitoring
Motor Control
設(shè)計(jì)資源: Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
Integrated Device Power Supply for PAD with Output Voltage Range 0 V to 25 V (CN0130)
標(biāo)準(zhǔn)包裝: 1,000
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 250k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 15mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 1 個(gè)偽差分,單極
配用: EVAL-AD7685CBZ-ND - BOARD EVAL FOR AD7685
AD7685
Rev. C | Page 5 of 28
TIMING SPECIFICATIONS
40°C to +85°C, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated.
Table 4. VDD = 4.5 V to 5.5 V1
Parameter
Symbol
Min
Typ
Max
Unit
Conversion Time: CNV Rising Edge To Data Available
tCONV
0.5
2.2
μs
Acquisition Time
tACQ
1.8
μs
Time Between Conversions
tCYC
4
μs
CNV Pulse Width (CS Mode)
tCNVH
10
ns
SCK Period (CS Mode)
tSCK
15
ns
SCK Period (Chain Mode)
tSCK
VIO Above 4.5 V
17
ns
VIO Above 3 V
18
ns
VIO Above 2.7 V
19
ns
VIO Above 2.3 V
20
ns
SCK Low Time
tSCKL
7
ns
SCK High Time
tSCKH
7
ns
SCK Falling Edge to Data Remains Valid
tHSDO
5
ns
SCK Falling Edge to Data Valid Delay
tDSDO
VIO Above 4.5 V
14
ns
VIO Above 3 V
15
ns
VIO Above 2.7 V
16
ns
VIO Above 2.3 V
17
ns
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)
tEN
VIO Above 4.5 V
15
ns
VIO Above 2.7 V
18
ns
VIO Above 2.3 V
22
ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
tDIS
25
ns
SDI Valid Setup Time from CNV Rising Edge (CS Mode)
tSSDICNV
15
ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
tHSDICNV
0
ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
tSSCKCNV
5
ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
tHSCKCNV
5
ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
tSSDISCK
3
ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
tHSDISCK
4
ns
SDI High to SDO High (Chain Mode with Busy Indicator)
tDSDOSDI
VIO Above 4.5 V
15
ns
VIO Above 2.3 V
26
ns
1 See Figure 3 and Figure 4 for load conditions.
相關(guān)PDF資料
PDF描述
ADM4852ARZ-REEL7 IC TXRX RS485/422 2.5MBPS 8SOIC
AD7714ARSZ-3REEL IC ADC 24BIT SIGMA-DELTA 28SSOP
SP490CN-L/TR IC TXRX RS485 FULL DUPLEX 8NSOIC
SP1485EMN-L/TR IC TXRX RS485 DIFF ESD 8SOIC
LTC1745IFW#PBF IC ADC 12BIT 25MSPS LN 48TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7685-C-U2 制造商:Analog Devices 功能描述:250 KSPS 16-BIT PULSAR? A/D CONVERTER IN ?SOIC - Bulk
AD7685-S-U2 制造商:Analog Devices 功能描述:250 KSPS 16-BIT PULSAR? A/D CONVERTER - Bulk
AD7685XRM-U3 制造商:Analog Devices 功能描述:A/D CONVERTER 250KSPS 16-BIT PULSAR - Bulk
AD7686 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Bit, +/-0.65 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN
AD76861 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN)