參數(shù)資料
型號: AD7701AN
廠商: Analog Devices Inc
文件頁數(shù): 3/20頁
文件大小: 0K
描述: IC ADC 16BIT LC2MOS 20-DIP
標(biāo)準(zhǔn)包裝: 18
位數(shù): 16
采樣率(每秒): 4k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 37mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 20-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 20-PDIP
包裝: 管件
輸入數(shù)目和類型: 1 個單端,單極;1 個單端,雙極
REV. E
AD7701
–11–
INPUT SIGNAL CONDITIONING
Reference voltages from 1 V to 3 V may be used with the AD7701
with little degradation in performance. Input ranges that cannot
be accommodated by this range of reference voltages may be
achieved by input signal conditioning. This may take the form
of gain to accommodate a smaller signal range, or passive attenua-
tion to reduce a larger input voltage range.
Source Resistance
If passive attenuators are used in front of the AD7701, care must
be taken to ensure that the source impedance is sufficiently low.
The AD7701 has an analog input with over 1 G
dc input
resistance. In parallel with this, there is a small dynamic load that
varies with the clock frequency (see Figure 13). Each time the
analog input is sampled, a 10 pF capacitor draws a charge packet
of maximum 1 pC (10 pF
× 100 mV) from the analog source
AIN
R1
R2
CEXT
AGND
AD7701
V OS 100mV
CIN
10pF
Figure 13. Equivalent Input Circuit and Input Attenuator
with a frequency fCLKIN/256. For a 4.096 MHz CLKIN, this
yields an average current draw of 16 nA. After each sample, the
AD7701 allows 62 clock periods for the input voltage to settle.
The equation that defines settling time is:
VV
e
OIN
tRC
=
[]
1
where
VO is the final settled value.
VIN is the value of the input signal.
R is the value of the input source resistance.
C is the 10 pF sample capacitor.
t is equal to 62/fCLKIN.
From this, the following equation can be developed, which
gives the maximum allowable source resistance, RS(MAX), for
an error of VE:
RS (MAX )
=
62
fCLKIN
×(10 pF)× ln(100mV /V
E )
Provided the source resistance is less than this value, the analog
input will settle within the desired error band in the requisite 62
clock periods. Insufficient settling leads to offset errors. These
can be calibrated in system calibration schemes.
If a limit of 10
V (0.25 LSB at 16 bits) is set for the maximum
offset voltage, then the maximum allowable source resistance is
160 k
from the above equation, assuming that there is no
external stray capacitance.
An RC filter may be added in front of the AD7701 to reduce
high frequency noise. With an external capacitor added from
AIN to AGND, the following equation will specify the maximum
allowable source resistance:
RS (Max) =
62
f CLKIN ×(CIN + CEXT )× ln
100 mV
× C
IN /( CIN + CEXT )
V
E
The practical limit to the maximum value of source resistance is
thermal (Johnson) noise. A practical resistor may be modeled as
an ideal (noiseless) resistor in series with a noise voltage source
or in parallel with a noise current source:
V
kTRf Volts
n
= 4
i
kTRf R Amperes
n
= 4
where
k is Boltzmann’s constant (1.38
× 10–23 J/K).
T is temperature in degrees Kelvin (
°C + 273).
Active signal conditioning circuits such as op amps generally do
not suffer from problems of high source impedance. Their open-
loop output resistance is normally only tens of ohms and, in any
case, most modern general-purpose op amps have sufficiently
fast closed-loop settling time for this not to be a problem. Offset
voltage in op amps can be eliminated in a system calibration
routine. With the wide dynamic range and small LSB size of the
AD7701, noise can also be a problem, but the digital filter will
reject most broadband noise above its cutoff frequency. How-
ever, in certain applications there may be a need for analog
input filtering.
Antialias Considerations
The digital filter of the AD7701 does not provide any rejection
at integer multiples of the sampling frequency (nfCLKlN/256,
where n = 1, 2, 3 . . . ).
With a 4.096 MHz master clock, there are narrow (
± 10 Hz)
bands at 16 kHz, 32 kHz, 48 kHz, and so on, where noise
passes unattenuated to the output.
However, due to the AD7701’s high oversampling ratio of 800
(16 kHz to 20 Hz), these bands occupy only a small fraction of
the spectrum and most broadband noise is filtered. The reduc-
tion in broadband noise is given by:
eOUT
= e
IN
2 f C / f S
= 0.035 e
IN
where
elN and eOUT are rms noise terms referred to the input.
fC is the filter –3 dB corner frequency (fCLKIN/409600).
fS is the sampling frequency (fCLKIN/256).
Since the ratio of fS to fCLKIN is fixed, the digital filter reduces
broadband white noise by 96.5% independent of the master
clock frequency.
相關(guān)PDF資料
PDF描述
MS3102R36-4S CONN RCPT 3POS BOX MNT W/SCKT
MS3102E36-4S CONN RCPT 3POS BOX MNT W/SCKT
MS3106R16-9S CONN PLUG 4POS STRAIGHT W/SCKT
LT1785HS8#PBF IC TXRX RS485/RS422 60V 8-SOIC
LTC1608AIG#TR IC CONV A/D 16BIT 500KSPS 36SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7701ANZ 功能描述:IC ADC 16BIT LC2MOS 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7701AQ 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 16-Bit A/D Converter
AD7701AR 功能描述:IC ADC 16BIT LC2MOS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7701AR-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD7701ARS 功能描述:IC ADC 16BIT LC2MOS MONO 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極