- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10316 > AD7709ARUZ-REEL7 (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 24TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7709ARUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 24TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 105 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.75mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)差分，單極；2 個(gè)差分，雙極；4 個(gè)偽差分，單極；4 個(gè)偽差分，雙極 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD7709
–11–
ADC CIRCUIT INFORMATION
Overview
The AD7709 incorporates a - ADC channel with on-chip digital
filtering intended for the measurement of wide dynamic range, low
frequency signals such as those in weigh-scale, strain-gauge,
pressure transducer, or temperature measurement applications.
-
ADC
This channel can be programmed to have one of eight input
voltage ranges from
±20 mV to ±2.56 V. This channel can be
configured as either two fully differential inputs (AIN1/AIN2
and AIN3/AIN4) or four pseudo-differential input channels
(AIN1/AINCOM, AIN2/AINCOM, AIN3/AINCOM, and
AIN4/AINCOM). Buffering the input channel means that the
part can accommodate significant source impedances on the
analog input and that R, C filtering (for noise rejection or RFI
reduction) can be placed on the analog inputs if required.
The ADC employs a - conversion technique to realize up to
16 bits of no-missing-codes performance. The -
modulator
converts the sampled input signal into a digital pulse train whose
duty cycle contains the digital information. A Sinc
3 programmable
low-pass filter is then employed to decimate the modulator output
data stream to give a valid data conversion result at programmable
output rates from 5.35 Hz (186.77 ms) to 105.03 Hz (9.52 ms).
A chopping scheme is also employed to minimize ADC channel
offset errors. A block diagram of the ADC input channel is shown
in Figure 4.
The sampling frequency of the modulator loop is many times
higher than the bandwidth of the input signal. The integrator in
the modulator shapes the quantization noise (which results from
the analog-to-digital conversion) so that the noise is pushed
toward one-half of the modulator frequency. The output of the
-
modulator feeds directly into the digital filter. The digital
filter then band-limits the response to a frequency significantly
lower than one-half of the modulator frequency. In this manner,
the 1-bit output of the comparator is translated into a band-
limited, low noise output from the AD7709 ADC. The AD7709
filter is a low-pass, Sinc
3, or (SIN(x)/x)3 filter whose primary
function is to remove the quantization noise introduced at the
modulator. The cutoff frequency and decimated output data
rate of the filter are programmable via the SF word loaded to the
filter register.
A chopping scheme is employed where the complete signal chain
is chopped, resulting in excellent dc offset and offset drift speci-
fications, and is extremely beneficial in applications where drift,
noise rejection, and optimum EMI rejection are important fac-
tors. With chopping, the ADC repeatedly reverses its inputs.
The decimated digital output words from the Sinc
3 filters there-
fore have a positive offset and negative offset term included. As a
result, a final summing stage is included so that each output
word from the filter is summed and averaged with the previous
filter output to produce a new valid output result to be written to
the ADC data register.
The input chopping is incorporated into the input multiplexer
while the output chopping is accomplished by an XOR gate at
the output of the modulator. The chopped modulator bit stream
is applied to a Sinc
3 filter. The programming of the Sinc3 deci-
mation factor is restricted to an 8-bit register SF, the actual
decimation factor is the register value
× 8. The decimated out-
put rate from the Sinc
3 filter (and the ADC conversion rate) will
therefore be:
f
SF
f
ADC
MOD
=×
×
×
1
3
1
8
where:
fADC is the ADC update rate.
SF is the decimal equivalent of the word loaded to the
filter register.
fMOD is the modulator sampling rate of 32.768 kHz.
Programming the filter register determines the update rate for the
ADC. The chop rate of the channel is half the output data rate.
The frequency response of the filter H(f ) is as follows:
1
8
1
2
3
SF
f / f
f/ f
MOD
OUT
×
×× ×
×
×
××
×
sin (
)
sin (
)
sin (
)
sin (
)
π
where:
fMOD = 32,768 Hz.
SF = value programmed into Filter Register.
fOUT = fMOD /(SF
8
3)
The following shows plots of the filter frequency response for the
SF words shown in Table I. The overall frequency response is the
product of a Sinc
3 and a sinc response. There are Sinc3 notches
at integer multiples of 3
fADC, and there are sinc notches at odd
integer multiples of fADC /2. The 3 dB frequency for all values of SF
obeys the following equation:
fdB
f
ADC
30 24
() =×
.
The signal chain is chopped as shown in Figure 4. The chop
frequency is:
f
CHOP
ADC
=
2
SINC3 FILTER
MUX
BUF
PGA
-
MOD
XOR
ANALOG
INPUT
DIGITAL
OUTPUT
1
8
SF
3
(
(8
SF )
3
1
2
AIN + VOS
AIN – VOS
f
CHOP
f
IN
f
MOD
f
CHOP
f
ADC
)
Figure 4. ADC Channel Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-230-IU-S | CONVERTER MOD DC/DC 5V 200W |
| VI-B3F-IW-B1 | CONVERTER MOD DC/DC 72V 100W |
| VI-25Z-MV-S | CONVERTER MOD DC/DC 2V 60W |
| AD7825BRUZ-REEL7 | IC ADC 8BIT 4CH 2MSPS 24-TSSOP |
| AD7825BRZ-REEL | IC ADC 8BIT 4CH 2MSPS 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7709BR | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port |
| AD7709BRU | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7709BRU-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7709BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 105sps 16-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.105KSPS 16BIT SERL 24TSSOP - Tape and Reel |
| AD7709BRUZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。