- 您現在的位置：買賣IC網 > PDF目錄10676 > AD7709BRUZ (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 24TSSOP PDF資料下載
參數資料
| 型號： | AD7709BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 14/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 24TSSOP |
| 標準包裝： | 62 |
| 位數： | 16 |
| 采樣率（每秒）： | 105 |
| 數據接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 3.75mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 輸入數目和類型： | 2 個差分，單極；2 個差分，雙極；4 個偽差分，單極；4 個偽差分，雙極 |
| 產品目錄頁面： | 778 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD7709
–21–
AD7709-to-68HC11 Interface
Figure 11 shows an interface between the AD7709 and the
68HC11 microcontroller. The diagram shows the minimum
(3-wire) interface with
CS on the AD7709 hardwired low. In this
scheme, the RDY bit of the Status Register is monitored to
determine when the Data Register is updated. An alternative
scheme, which increases the number of interface lines to four, is to
monitor the
RDY output line from the AD7709. The monitoring
of the
RDY line can be done in two ways. First, RDY can be
connected to one of the 68HC11 port bits (such as PC0), which
is configured as an input. This port bit is then polled to determine
the status of
RDY. The second scheme is to use an interrupt
driven system, in which case the
RDY output is connected to
the IRQ input of the 68HC11. For interfaces that require
control of the
CS input on the AD7709, one of the port bits of the
68HC11 (such as PC1), which is configured as an output, can
be used to drive the
CS input.
The 68HC11 is configured in the master mode with its CPOL
bit set to a Logic 1 and its CPHA bit set to a Logic 1. When the
68HC11 is configured like this, its SCLK line idles high between
data transfers. The AD7709 is not capable of full-duplex opera-
tion. If the AD7709 is configured for a write operation, no data
appears on the DOUT lines even when the SCLK input is active.
Similarly, if the AD7709 is configured for a read operation, data
presented to the part on the DIN line is ignored even when
SCLK is active.
68HC11
VDD
AD7709
SS
SCK
MISO
MOSI
RESET
DOUT
DIN
CS
SCLK
VDD
Figure 11. AD7709-to-68HC11 Interface
AD7709-to-8051 Interface
An interface circuit between the AD7709 and the 8XC51 microcon-
troller is shown in Figure 12. The diagram shows the minimum
number of interface connections with
CS on the AD7709 hard-
wired low. In the case of the 8XC51 interface, the minimum
number of interconnects is just two. In this scheme, the RDY
bit of the Status Register is monitored to determine when the
Data Register is updated. The alternative scheme, which increases
the number of interface lines to three, is to monitor the
RDY output
line from the AD7709. The monitoring of the
RDY line can be
done in two ways. First,
RDY can be connected to one of the
8XC51 port bits (such as P1.0) which is configured as an input.
This port bit is then polled to determine the status of
RDY.
8XC51
VDD
AD7709
P3.0
P3.1
RESET
DIN
SCLK
CS
DOUT
VDD
10k
Figure 12. AD7709-to-8XC51 Interface
The second scheme is to use an interrupt-driven system, in which
case the
RDY output is connected to the INT1 input of the
8XC51. For interfaces that require control of the
CS input on
the AD7709, one of the port bits of the 8XC51 (such as P1.1),
which is configured as an output, can be used to drive the
CS
input. The 8XC51 is configured in its Mode 0 serial interface
mode. Its serial interface contains a single data line. As a result,
the DOUT and DIN pins of the AD7709 should be connected
together with a 10 k
W pull-up resistor. The serial clock on the
8XC51 idles high between data transfers. The 8XC51 outputs
the LSB first in a write operation, while the AD7709 expects the
MSB first so the data to be transmitted has to be rearranged
before being written to the output serial register. Similarly, the
AD7709 outputs the MSB first during a read operation while
the 8XC51 expects the LSB first. Therefore, the data read into
the serial buffer needs to be rearranged before the correct data
word from the AD7709 is available in the accumulator.
ADSP-2103/
ADSP-2105
VDD
AD7709
RFS
SCLK
RESET
DOUT
DIN
SCLK
CS
TFS
DR
DT
Figure 13. AD7709-to-ADSP-2103/ADSP-2105 Interface
AD7709-to-ADSP-2103/ADSP-2105 Interface
Figure 13 shows an interface between the AD7709 and the
ADSP-2103/ADSP-2105 DSP processor. In the interface shown,
the RDY bit of the Status Register is again monitored to
determine when the Data Register is updated. The alternative
scheme is to use an interrupt-driven system, in which case the
相關PDF資料 |
PDF描述 |
|---|---|
| VI-27L-IX-B1 | CONVERTER MOD DC/DC 28V 75W |
| VI-BNY-MX-B1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-JWF-MY-F4 | CONVERTER MOD DC/DC 72V 50W |
| VI-210-IX-B1 | CONVERTER MOD DC/DC 5V 75W |
| AD9609BCPZ-80 | IC ADC 10BIT 80MSPS LP 32LFCSP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7709BRUZ | 制造商:Analog Devices 功能描述:IC ADC 16-BIT SIGMA DELTA |
| AD7709BRUZ-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7709BRUZ-REEL7 | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD770JD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
| AD770KD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復。