SPECIFICATIONS (continued) Parameter A, S Versions 1 Unit Conditions/Comments REFEREN" />
參數(shù)資料
型號(hào): AD7712AR
廠商: Analog Devices Inc
文件頁(yè)數(shù): 22/28頁(yè)
文件大?。?/td> 0K
描述: IC ADC SIGNAL COND LC2MOS 24SOIC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 1.03k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 45mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 管件
輸入數(shù)目和類型: 1 個(gè)單端,單極;1 個(gè)差分,單極;1 個(gè)差分,雙極
REV. F
AD7712
–3–
SPECIFICATIONS (continued)
Parameter
A, S Versions
1
Unit
Conditions/Comments
REFERENCE OUTPUT
Output Voltage
2.5
V nom
Initial Tolerance
±1% max
Drift
20
ppm/
°C typ
Output Noise
30
V typ
pk-pk Noise; 0.1 Hz to 10 Hz Bandwidth
Line Regulation (AVDD)1
mV/V max
Load Regulation
1.5
mV/mA max
Maximum Load Current 1 mA
External Current
1
mA max
VBIAS INPUT
13
Input Voltage Range
AVDD – 0.85
VREF
See VBIAS Input Section
or AVDD – 3.5
V max
Whichever Is Smaller: +5 V/–5 V or +10 V/0 V
Nominal AVDD/VSS
or AVDD – 2.1
V max
Whichever Is Smaller: +5 V/0 V Nominal AVDD/VSS
VSS + 0.85
VREF
See VBIAS Input Section
or VSS + 3
V min
Whichever Is Greater: +5 V/–5 V or +10 V/0 V
Nominal AVDD/VSS
or VSS + 2.1
V min
Whichever Is Greater: +5 V/0 V Nominal AVDD/VSS
VBIAS Rejection
65 to 85
dB typ
Increasing with Gain
LOGIC INPUTS
Input Current
±10
A max
All Inputs except MCLK IN
VINL, Input Low Voltage
0.8
V max
VINH, Input High Voltage
2.0
V min
MCLK IN Only
VINL, Input Low Voltage
0.8
V max
VINH, Input High Voltage
3.5
V min
LOGIC OUTPUTS
VOL, Output Low Voltage
0.4
V max
ISINK = 1.6 mA
VOH, Output High Voltage
4.0
V min
ISOURCE = 100
A
Floating State Leakage Current
±10
A max
Floating State Output Capacitance
14
9
pF typ
TRANSDUCER BURNOUT
Current
4.5
A nom
Initial Tolerance
±10
% typ
Drift
0.1
%/
°C typ
SYSTEM CALIBRATION
AIN1
Positive Full-Scale Calibration Limit
15
(1.05
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Negative Full-Scale Calibration Limit
15
–(1.05
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Offset Calibration Limit
16, 17
–(1.05
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Input Span
15
0.8
VREF/GAIN
V min
GAIN Is the Selected PGA Gain (Between 1 and 128)
(2.1
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
AIN2
Positive Full-Scale Calibration Limit
15
(4.2
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Negative Full-Scale Calibration Limit
15
–(4.2
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Offset Calibration Limit
17
–(4.2
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Input Span
15
3.2
VREF/GAIN
V min
GAIN Is the Selected PGA Gain (Between 1 and 128)
(8.4
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
NOTES
13The AD7712 is tested with the following V
BIAS voltages. With AVDD = 5 V and VSS = 0 V, VBIAS = 2.5 V; with AVDD = 10 V and VSS = 0 V, VBIAS = 5 V and
with AVDD = 5 V and VSS = –5 V, VBIAS = 0 V.
14Guaranteed by design, not production tested.
15After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, then the device will
output all 0s.
16These calibration and span limits apply provided the absolute voltage on the AIN1 analog inputs does not exceed AV
DD + 30 mV or does not go more negative
than VSS – 30 mV.
17The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
相關(guān)PDF資料
PDF描述
AD7713AN IC ADC 24BIT SIGMA-DELTA 24-DIP
AD7714ARS-3 IC ADC 24BIT SIGMA-DELTA 28SSOP
AD7715ANZ-3 IC ADC 16BIT SIGMA-DELTA 16DIP
AD7716BSZ IC ADC 22BIT SIGMA-DELTA 44-MQFP
AD7718BRU-REEL7 IC ADC 24BIT R-R 8/10CH 28-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7712AR-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1.028ksps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1.028KSPS 24BIT SERL 24SOIC W - Tape and Reel
AD7712AR-REEL7 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD7712ARZ 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7712ARZ 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC
AD7712ARZ-REEL 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極