- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378276 > AD7739 (Analog Devices, Inc.) 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7739 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC |
| 中文描述： | 8通道，高吞吐量，24位Σ-Δ模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 380K |
| 代理商： | AD7739 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7739
ADC STATUS REGISTER
8 Bits, Read-Only Register, Address 0x04, Default Value 0x00
Rev. 0 | Page 17 of 32
In conversion modes, the register bits reflect the individual channel status. When a conversion is complete, the corresponding channel
data register is updated and the corresponding RDY bit is set to 1. When the channel data register is read, the corresponding bit is reset
to 0. The bit is reset to 0 also when no read operation has taken place and the result of the next conversion is being updated to the channel
data register. Writing to the mode register resets all the bits to 0.
In calibration modes, all the register bits are reset to 0 while a calibration is in progress; all the register bits are set to 1 when the
calibration is complete.
The RDY pin output is related to the content of the ADC status register as defined by the RDYFN bit in the I/O port register. The RDY0
bit corresponds to Channel 0, the RDY1 bit corresponds to Channel 1, and so on.
Bit
Mnemonic
Default
Bit 7
RDY7
0
Bit 6
RDY6
0
Bit 5
RDY5
0
Bit 4
RDY4
0
Bit 3
RDY3
0
Bit 2
RDY2
0
Bit 1
RDY1
0
Bit 0
RDY0
0
CHECKSUM REGISTER
16 Bits, Read/Write Register, Address 0x05
This register is described in the
Using the AD7732/AD7734/
AD7738/AD7739 Checksum Register
application note
www.analog.com/UploadedFiles/Application_Notes/71751876ADC ZERO-SCALE CALIBRATION REGISTER
24 Bits, Read/Write Register, Address 0x06,
Default Value 0x80 0000
This register holds the ADC zero-scale calibration coefficient.
The value in this register is used in conjunction with the value
in the ADC full-scale calibration register and the corresponding
channel zero-scale and channel full-scale calibration registers to
scale digitally the conversion results of all channels. The value
in this register is updated automatically following the execution
of an ADC zero-scale self-calibration. Writing this register is
possible in the idle mode only (see the Calibration section
for details).
ADC FULL-SCALE CALIBRATION REGISTER
24 Bits, Read/Write Register, Address 0x07,
Default Value 0x80 0000
This register holds the ADC full-scale calibration coefficient.
The value in this register is used in conjunction with the value
in the ADC zero-scale and the corresponding channel
zero-scale and channel full-scale calibration registers to scale
digitally the conversion results of all channels. The value in this
register is updated automatically following the execution of an
ADC full-scale self-calibration. Writing this register is possible
in the idle mode only. The ADC full-scale self-calibration
should be used only on +2.5 V and ±2.5 V input voltage ranges
(see the Calibration section for details).
CHANNEL DATA REGISTERS
16 Bit/24 Bit, Read-Only Registers, Address 0x08–0x0F,
Default Width 16 Bits, Default Value 0x8000
These registers contain the most up-to-date conversion results
corresponding to each analog input channel. The 16-bit or
24-bit data width can be configured by setting the 24/16 bit in
the mode register. The relevant RDY bit in the channel status
register goes high when the result is updated. The RDY bit will
return low once the data register reading has begun. The RDY
pin can be configured to indicate when any channel has unread
data or waits until all enabled channels have unread data. If any
channel data register read operation is in progress when a new
result is updated, no update of the data register will occur. This
avoids having corrupted data. Reading the status registers can
be associated with reading the data registers in the dump mode.
Reading the status registers is always associated with reading
the data registers in the continuous read mode (see the Digital
Interface Description section for details).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7739BRU | 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC |
| AD7739BRU-REEL | 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC |
| AD7739BRU-REEL7 | 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC |
| AD79024 | LC2MOS 20-Bit Data Acquisition System |
| AD8152 | 34 x 34, 3.2 Gbps Asynchronous Digital Crosspoint Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7739BRU | 功能描述:IC ADC 24BIT 8-CH 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7739BRU-REEL | 功能描述:IC ADC 24BIT 8CH SIG-DEL 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7739BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 3.05Msps 24-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.133KSPS 24BIT SERL 24TSSOP - Tape and Reel |
| AD7739BRUZ | 功能描述:IC ADC 24BIT 8-CH 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7739BRUZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 15.1KSPS, TSSOP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。