- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1983 > AD7765BRUZ-REEL7 (Analog Devices Inc)IC ADC 24BIT S/D 156KSPS 28TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7765BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 17/33頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT S/D 156KSPS 28TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 156k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 371mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
AD7765
Rev. A | Page 23 of 32
DAISY CHAINING
Daisy chaining allows numerous devices to use the same digital
interface lines. This feature is especially useful for reducing
component count and wiring connections, such as in isolated
multiconverter applications or for systems with a limited
interfacing capacity. Data readback is analogous to clocking a
shift register. When daisy chaining is used, all devices in the
chain must operate in a common power mode and at a common
decimation rate.
The block diagram in Figure 39 shows how to connect devices
to achieve daisy-chain functionality. Figure 39 shows four
AD7765 devices daisy-chained together with a common MCLK
signal applied.
READING DATA IN DAISY-CHAIN MODE
Referring to Figure 39, note that the SDO line of AD7765 (A)
provides the output data from the chain of AD7765 converters.
Also, note that for the last device in the chain, AD7765 (D), the
SDI pin is connected to ground. All of the devices in the chain
must use common MCLK and SYNC
To enable the daisy-chain conversion process, apply a common
signals.
SYNC
After a
pulse to all devices (see the Synchronization section).
SYNC pulse is applied to all devices, the filter settling
time must pass before the FILTER-SETTLE bit is asserted
indicating valid conversion data at the output of the chain of
devices. As shown in Figure 40, the first conversion result is
output from the device labeled AD7765 (A). This 32-bit
conversion result is then followed by the conversion results
from the devices AD7765 (B), AD7765 (C), and AD7765 (D),
with all conversion results output in an MSB-first sequence. The
signals output from the daisy chain are the stream of conversion
results from the SDO pin of AD7765 (A) and the FSO
The falling edge of
signal
output by the first device in the chain, AD7765 (A).
FSO signals the MSB of the first conversion
output in the chain.
The maximum number of devices that can be daisy-chained is
dependent on the decimation rate selected. Calculate the
maximum number of devices that can be daisy-chained by
simply dividing the chosen decimation rate by 32 (the number
of bits that must be clocked out for each conversion).
FSO stays logic low throughout the 32 SCO
clock periods needed to output the AD7765 (A) result and then
goes logic high during the output of the conversion results from
the AD7765 (B), AD7765 (C), and AD7765 (D) devices.
provides the maximum number of chained devices for each
decimation rate.
Table 12. Maximum Chain Length for All Decimation Rates
Decimation Rate
Maximum Chain Length
256×
8
128×
4
SYNC
SDI
FSI
SDO
MCLK
AD7765
(D)
FSI
SYNC
MCLK
SYNC
SDI
FSI
SDO
MCLK
AD7765
(C)
SYNC
SDI
FSI
SDO
MCLK
AD7765
(B)
SYNC
SDI
FSI
MCLK
AD7765
(A)
SDO
FSO
06519-
018
Figure 39. Daisy Chaining Four Devices in Decimate 128× Mode Using a 40 MHz MCLK Signal
SCO
FSO (A)
32 ×
tSCO
32 ×
tSCO
32 ×
tSCO
32 ×
tSCO
SDO (A)
AD7765 (A)
32-BIT OUTPUT
AD7765 (B)
32-BIT OUTPUT
AD7765 (C)
32-BIT OUTPUT
AD7765 (D)
32-BIT OUTPUT
AD7765 (A)
32-BIT OUTPUT
AD7765 (B)
32-BIT OUTPUT
SDI (A) = SDO (B)
AD7765 (B)
AD7765 (C)
AD7765 (D)
AD7765 (B)
AD7765 (C)
SDI (B) = SDO (C)
AD7765 (C)
AD7765 (D)
AD7765 (C)
AD7765 (D)
SDI (C) = SDO (D)
AD7765 (D)
06519-
019
Figure 40. Daisy-Chain Mode, Data Read Timing Diagram
(for the Daisy-Chain Configuration Shown in Figure 39)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7766BRUZ-RL7 | IC ADC 24BIT 128KSPS SAR 16TSSOP |
| AD7767BRUZ-RL7 | ADC 24BIT 15MW 128KSPS 16TSSOP |
| AD7776ARZ | IC ADC 10BIT 1CHAN HS 24SOIC |
| AD7780BRZ-REEL | IC ADC 24BIT 1CH LP SD 14SOIC |
| AD7781CRZ | IC ADC 20BIT 1CH LP SD 14SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7766 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7766-1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7766-2 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7766BRUZ | 功能描述:IC ADC 24BIT 128KSPS SAR 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6 |
| AD7766BRUZ-1 | 功能描述:IC ADC 24BIT 64KSPS SAR 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。