- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10678 > AD7785BRUZ (Analog Devices Inc)IC ADC 20BIT SIGMA-DELTA 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7785BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 20BIT SIGMA-DELTA 16TSSOP |
| 標準包裝： | 96 |
| 位數(shù)： | 20 |
| 采樣率（每秒）： | 470 |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 3 個差分，單極；3 個差分，雙極 |
| 產(chǎn)品目錄頁面： | 779 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7785EBZ-ND - BOARD EVALUATION FOR AD7785 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7785
Rev. 0 | Page 22 of 32
the AD7785 with CS being used to decode the part. Figure 3
shows the timing for a read operation from the AD7785 output
shift register, and Figure 4 shows the timing for a write opera-
tion to the input shift register. It is possible to read the same
word from the data register several times, even though the
DOUT/RDY line returns high after the first read operation.
However, care must be taken to ensure that the read operations
have been completed before the next output update occurs. In
continuous read mode, the data register can be read only once.
The serial interface can operate in 3-wire mode by tying CS low.
In this case, the SCLK, DIN, and DOUT/RDY lines are used
to communicate with the AD7785. The end of the conversion
can be monitored using the RDY bit in the status register. This
scheme is suitable for interfacing to microcontrollers. If CS is
required as a decoding signal, it can be generated from a port
pin. For microcontroller interfaces, it is recommended that
SCLK idle high between data transfers.
The AD7785 can be operated with CS being used as a frame
synchronization signal. This scheme is useful for DSP interfaces.
In this case, the first bit (MSB) is effectively clocked out by CS,
because CS would normally occur after the falling edge of SCLK
in DSPs. The SCLK can continue to run between data transfers,
provided the timing numbers are obeyed.
The serial interface can be reset by writing a series of 1s on the
DIN input. If a Logic 1 is written to the AD7785 line for at least
32 serial clock cycles, the serial interface is reset. This ensures
that the interface can be reset to a known state if the interface
gets lost due to a software error or some glitch in the system.
Reset returns the interface to the state in which it is expecting
a write to the communications register. This operation resets
the contents of all registers to their power-on values. Following
a reset, the user should allow a period of 500 μs before
addressing the serial interface.
The AD7785 can be configured to continuously convert or to
perform a single conversion. See Figure 17 through Figure 19.
Single Conversion Mode
In single conversion mode, the AD7785 is placed in shutdown
mode between conversions. When a single conversion is initi-
ated by setting MD2, MD1, MD0 to 0, 0, 1 in the mode register,
the AD7785 powers up, performs a single conversion, and then
returns to power-down mode. The on-chip oscillator requires
1 ms to power up. A conversion requires a time period of
2 × tADC. DOUT/RDY goes low to indicate the completion of a
conversion. When the data-word has been read from the data
register, DOUT/RDY goes high. If CS is low, DOUT/RDY
remains high until another conversion is initiated and com-
pleted. The data register can be read several times, if required,
even when DOUT/RDY has gone high.
Continuous Conversion Mode
This is the default power-up mode. The AD7785 continuously
converts, the RDY pin in the status register going low each time
a conversion is completed. If CS is low, the DOUT/ RDY line
also goes low when a conversion is complete. To read a conver-
sion, the user writes to the communications register indicating
that the next operation is a read of the data register. The digital
conversion is placed on the DOUT/ RDY pin as soon as SCLK
pulses are applied to the ADC. DOUT/RDY returns high when
the conversion is read. The user can read this register additional
times, if required. However, the user must ensure that the data
register is not being accessed at the completion of the next
conversion, otherwise the new conversion word is lost.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7685BCPZRL7 | IC ADC 16BIT SAR 250KSPS 10LFCSP |
| CMP04FS-REEL | IC COMPARATOR QUAD LP 14-SOIC |
| CMP401GS | IC COMPARATOR LV 23NS 16-SOIC |
| CMP04FSZ-REEL | IC COMPARATOR QUAD LP 14SOIC |
| AD790JR-REEL7 | IC COMPARATOR PREC W/LATCH 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7785BRUZ-REEL | 功能描述:IC ADC 20BIT 3CH LN LP 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7787 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7787_13 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7787BRM | 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7787BRM-REEL | 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。