參數(shù)資料
型號: AD7819YRUZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 10/11頁
文件大?。?/td> 0K
描述: IC ADC 8BIT SAMPLING PAR 16TSSOP
標(biāo)準(zhǔn)包裝: 1,000
位數(shù): 8
采樣率(每秒): 200k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 17.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個單端,單極
REV. B
AD7819
–8–
Typical Performance Characteristics
THROUGHPUT – kSPS
POWER
mW
10
1
0.01
050
5
101520
25
30
354045
0.1
Figure 10. Power vs. Throughput
0
–60
–100
dBs
–10
–50
–70
–90
–30
–40
–80
–20
FREQUENCY – kHz
066
7
13
20
2733
40
4753
60
AD7819
2048 POINT FFT
SAMPLING 136.054kHz
FIN = 29.961kHz
Figure 11. SNR
TIMING AND CONTROL
The AD7819 has only one input for timing and control, i.e.,
the
CONVST (convert start signal). The rising edge of this
CONVST signal initiates a 1.5
s pulse on an internally gener-
ated
CONVST signal. This pulse is present to ensure the part
has enough time to power up before a conversion is initiated. If
the external
CONVST signal is low, the falling edge of the in-
ternal
CONVST signal will cause the sampling circuit to go into
hold mode and initiate a conversion. If, however, the external
CONVST signal is high when the internal CONVST goes low,
it is upon the falling edge of the external
CONVST signal that
the sampling circuitry will go into hold mode and initiate a
conversion. The use of the internally generated 1.5
s pulse as
previously described can be likened to the configuration shown
in Figure 12. The application of a
CONVST signal at the
CONVST pin triggers the generation of a 1.5
s pulse. Both the
external
CONVST and this internal CONVST are input to an
OR gate. The resultant signal has the duration of the longer of
the two input signals. Once a conversion has been initiated, the
BUSY signal goes high to indicate a conversion is in progress. At
the end of conversion the sampling circuit returns to its track-
ing mode. The end of conversion is indicated by the
BUSY
signal going low. This signal may be used to initiate an ISR on a
microprocessor. At this point the conversion result is latched
into the output register where it may be read. The AD7819 has
an 8-bit wide parallel interface. The state of the external
CONVST
signal at the end of conversion also establishes the mode of
operation of the AD7819.
Mode 1 Operation (High Speed Sampling)
If the external
CONVST is logic high when BUSY goes low, the
part is said to be in Mode 1 operation. While operating in Mode
1 the AD7819 will not power down between conversions. The
AD7819 should be operated in Mode 1 for high speed sam-
pling applications, i.e., throughputs greater than 100 kSPS.
Figure 13 shows the timing for Mode 1 operation. From this
diagram one can see that a minimum delay of the sum of the
conversion time and read time must be left between two succes-
sive falling edges of the external
CONVST. This is to ensure that
a conversion is not initiated during a read.
Mode 2 Operation (Automatic Power-Down)
At slower throughput rates the AD7819 may be powered down
between conversion to give a superior power performance.
This is Mode 2 Operation and it is achieved by bringing the
CONVST signal logic low before the falling edge of BUSY. Fig-
ure 14 shows the timing for Mode 2 Operation. The falling edge
of the external
CONVST signal may occur before or after the
falling edge of the internal
CONVST signal, but it is the later
occurring falling edge of both that controls when the first conver-
sion will take place. If the falling edge of the external
CONVST
occurs after that of the internal
CONVST, it means that the
moment of the first conversion is controlled exactly, regardless
of any jitter associated with the internal
CONVST signal. The
parallel interface is still fully operational while the AD7819 is
powered down. The AD7819 is powered up again on the rising
edge of the
CONVST signal. The gated CONVST pulse will
now remain high long enough for the AD7819 to fully power
up, which takes about 1.5
s. This is ensured by the internal
CONVST signal, which will remain high for 1.5
s.
1.5 s
EXT
INT
CONVST
(PIN 4)
GATED
Figure 12.
相關(guān)PDF資料
PDF描述
LTC2362HTS8#TRMPBF IC ADC 12BIT 500KSPS TSOT23-8
MAX97220CETE+ IC AUDIO AMP HEADPHONE 16TQFN
D38999/20WA98PALC CONN HSG RCPT 3POS WALL MT PINS
AD7466BRMZ-REEL7 IC ADC 12BIT 1.6V LP 8-MSOP
LTC2302IDD#PBF IC ADC 12BIT 1CH 500KSPS 10-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7819YRZ 功能描述:IC ADC 8BIT SAMPLING PAR 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7819YRZ 制造商:Analog Devices 功能描述:IC 8-BIT ADC ((NW)) 制造商:Analog Devices 功能描述:IC, ADC, 8BIT, 200KSPS, SOIC-16
AD7819YRZ 制造商:Analog Devices 功能描述:IC, ADC, 8BIT, 200KSPS, 16SOIC
AD7819YRZ-REEL 功能描述:IC ADC 8BIT SAMPLING PAR 16SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7819YRZ-REEL7 功能描述:IC ADC 8BIT SAMPLING PAR 16SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494