AD7837/AD7847
REV. C
–5–
AD7847 PIN FUNCTION DESCRIPTION (DIP AND SOIC PIN NUMBERS)
Pin
Mnemonic
Description
11
CSA
Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is low.
12
CSB
Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is low.
13VREFA
Reference Input Voltage for DAC A. This may be an ac or dc signal.
14VOUTA
Analog Output Voltage from DAC A.
15
AGNDA
Analog Ground for DAC A.
16VDD
Positive Power Supply.
17VSS
Negative Power Supply.
18
AGNDB
Analog Ground for DAC B.
19VOUTB
Analog Output Voltage from DAC B.
10
VREFB
Reference Input Voltage for DAC B. This may be an ac or dc signal.
11
DGND
Digital Ground.
12
DB11
Data Bit 11 (MSB).
13
WR
Write Input.
WR is a positive edge triggered input which is used in conjunction with CSA and CSB
to write data to the DAC latches.
14–24
DB10–DB0
Data Bit 10 to Data Bit 0 (LSB).
AD7837 PIN CONFIGURATION
AD7847 PIN CONFIGURATION
DIP AND SOIC
TOP VIEW
(Not to Scale)
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
AD7837
AGNDA
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
A0
A1
LDAC
WR
VOUTA
VREFA
RFBA
CS
VDD
VSS
AGNDB
VOUTB
VREFB
DGND
RFBB
TOP VIEW
(Not to Scale)
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
AD7847
AGNDA
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
WR
VOUTA
VREFA
CSB
CSA
VDD
VSS
AGNDB
VOUTB
VREFB
DGND
DB11