- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8960 > AD7839ASZ (Analog Devices Inc)IC DAC 13BIT OCTAL V-OUT 44-MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7839ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/12頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 13BIT OCTAL V-OUT 44-MQFP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 設置時間： | 30µs |
| 位數(shù)： | 13 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 303mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應商設備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 8 電壓，單極；8 電壓，雙極 |
| 采樣率（每秒）： | 33k |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7839EBZ-ND - BOARD EVAL FOR AD7839 |
AD7839
–9–
REV. 0
Power-On with
CLR Low
The output stage of the AD7839 has been designed to allow
output stability during power-on. If
CLR is kept low during
power-on, then just after power is applied to the AD7839, the
situation is as depicted in Figure 14. G1, G4 and G6 are open
while G2, G3 and G5 are closed.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
14k
DAC
Figure 14. Output Stage with VDD < 7 V or VSS > –3 V;
CLR Low
VOUT is kept within a few hundred millivolts of DUTGND via
G5 and a 14 k
resistor. This thin-film resistor is connected in
parallel with the gain resistors of the output amplifier. The
output amplifier is connected as a unity gain buffer via G3, and
the DUTGND voltage is applied to the buffer input via G2. The
amplifier’s output is thus at the same voltage as the DUTGND
pin. The output stage remains configured as in Figure 14 until
the voltage at VDD exceeds 7 V and VSS is more negative than
–3 V. By now the output amplifier has enough headroom to
handle signals at its input and has also had time to settle. The
internal power-on circuitry opens G3 and G5 and closes G4 and
G6. This situation is shown in Figure 15. Now the output ampli-
fier is configured in its noise gain configuration via G4 and G6.
The DUTGND voltage is still connected to the noninverting
input via G2 and this voltage appears at VOUT.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
14k
DAC
Figure 15. Output Stage with VDD > 7 V and VSS < –3 V;
CLR Low
VOUT has been disconnected from the DUTGND pin by the
opening of G5, but will track the voltage present at DUTGND
via the configuration shown in Figure 15.
When
CLR is taken back high, the output stage is configured as
shown in Figure 16. The internal control logic closes G1 and
opens G2. The output amplifier is connected in a noninverting
gain-of-two configuration. The voltage that appears on the VOUT
pins is determined by the data present in the DAC registers.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
14k
DAC
Figure 16. Output Stage After
CLR Is Taken High
Power-On with
CLR High
If
CLR is high on the application of power to the device, the
output stages of the AD7839 are configured as in Figure 17
while VDD is less than 7 V and VSS is more positive than –3 V.
G1 is closed and G2 is open, thereby connecting the output of the
DAC to the input of its output amplifier. G3 and G5 are closed
while G4 and G6 are open, thus connecting the output amplifier as
a unity gain buffer. VOUT is connected to DUTGND via G5
through a 14 k
resistor until V
DD exceeds 7 V and VSS is more
negative than –3 V.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
14k
DAC
Figure 17. Output Stage Powering Up with
CLR High
While VDD < 7 V or VSS > –3 V
When the difference between the supply voltages reaches +10 V,
the internal power-on circuitry opens G3 and G5 and closes G4
and G6 configuring the output stage as shown in Figure 18.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
14k
DAC
Figure 18. Output Stage Powering Up with
CLR High;
VDD > 7 V and VSS < –3 V
相關PDF資料 |
PDF描述 |
|---|---|
| AD5360BSTZ | IC DAC 16BIT 16CH SERIAL 52-LQFP |
| AD5764BSUZ | IC DAC 16BIT QUAD VOUT 32-TQFP |
| VE-J53-MZ-F4 | CONVERTER MOD DC/DC 24V 25W |
| AD7568BSZ | IC DAC 12BIT OCTAL LC2MOS 44MQFP |
| VI-B4Z-MU-F2 | CONVERTER MOD DC/DC 2V 80W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7839ASZ | 制造商:Analog Devices 功能描述:IC 13-BIT DAC |
| AD7839ASZ-REEL | 功能描述:IC DAC 13BIT OCT VOLT OUT 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD783AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AD783AQ | 制造商:ANA 功能描述:783 45 PER TUBE S10L2A |
| AD783AR | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Very High Speed Sample-and-Hold Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復。