- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8584 > AD7847AR-REEL (Analog Devices Inc)IC DAC 12BIT DUAL MULT 24-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7847AR-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT DUAL MULT 24-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時(shí)間： | 4µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 250k |
AD7837/AD7847
REV. C
–10–
DIGITAL INPUT CODE NA
0.6
1
4095
TOTAL
POWER
VARIATION
–
dB
3584
3072
2560
2048
1536
1024
512
0.5
0.4
0.3
0.2
0.1
0.0
Figure 19. Power Variation for Circuit in Figure 9
APPLYING THE AD7837/AD7847
General Ground Management
AC or transient voltages between the analog and digital grounds
i.e., between AGNDA/AGNDB and DGND can cause noise
injection into the analog output. The best method of ensuring
that both AGNDs and DGND are equal is to connect them
together at the AD7837/AD7847 on the circuit board. In more
complex systems where the AGND and DGND intertie is on the
backplane, it is recommended that two diodes be connected in
inverse parallel between the AGND and DGND pins (1N914 or
equivalent).
Power Supply Decoupling
In order to minimize noise it is recommended that the VDD and
the VSS lines on the AD7837/AD7847 be decoupled to DGND
using a 10
F in parallel with a 0.1 F ceramic capacitor.
Operation with Reduced Power Supply Voltages
The AD7837/AD7847 is specified for operation with VDD/VSS =
±15 V ± 5%. The part may be operated down to VDD/VSS =
± 10 V without significant linearity degradation. See typical
performance graphs. The output amplifier however requires
approximately 3 V of headroom so the VREF input should not
approach within 3 V of either power supply voltages in order to
maintain accuracy.
MICROPROCESSOR INTERFACING–AD7847
Figures 20 to 22 show interfaces between the AD7847 and three
popular 16-bit microprocessor systems, the 8086, MC68000 and
the TMS320C10. In all interfaces, the AD7847 is memory-
mapped with a separate memory address for each DAC latch.
AD7847–8086 Interface
Figure 20 shows an interface between the AD7847 and the 8086
microprocessor. A single MOV instruction loads the 12-bit word
into the selected DAC latch and the output responds on the ris-
ing edge of
WR.
ANALOG PANNING CIRCUIT
In audio applications it is often necessary to digitally “pan” or
split a single signal source into a two-channel signal while main-
taining the total power delivered to both channels constant. This
may be done very simply by feeding the signal into the VREF
input of both DACs. The digital codes are chosen such that the
code applied to DAC B is the two's complement of that applied
to DAC A. In this way the signal may be panned between both
channels as the digital code is changed. The total power varia-
tion with this arrangement is 3 dB.
For applications which require more precise power control the
circuit shown in Figure 18 may be used. This circuit requires
the AD7837/AD7847, an AD712 dual op amp and eight equal
value resistors.
Again both channels are driven with two's complementary data.
The maximum power variation using this circuit is only 0.5 dBs.
VOUTA
VREFA
VIN
RLB
AD7837/
AD7847
1/2
AD712
R
1/2
AD712
RLA
VOUTB
VOUTA
VOUTB
VREFB
Figure 18. Analog Panning Circuit
The voltage output expressions for the two channels are as
follows:
VOUTA
= –V
IN
NA
212
+ N
A
VOUT B
= –V
IN
NB
212
+ N
B
where NA = DAC A input code in decimal (1
≤ N
A
≤ 4095)
and NB = DAC B input code in decimal (1
≤ N
B
≤ 4095)
with NB = 2s complement of NA.
The two's complement relationship between NA and NB causes
NB to increase as NA decreases and vice versa.
Hence NA + NB = 4096.
With NA = 2048, then NB = 2048 also; this gives the balanced
condition where the power is split equally between both chan-
nels. The total power variation as the signal is fully panned from
Channel B to Channel A is shown in Figure 19.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-24V-MY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| AD7248ABNZ | IC DAC 12BIT W/REF 24DIP |
| AD7538JN | IC DAC 14BIT W/BUFF 24-DIP |
| AD812ANZ | IC OPAMP DUAL CURR-FDBK 8-DIP |
| AD812ARZ | IC OPAMP DUAL CURR-FDBK 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7847ARZ | 功能描述:IC DAC 12BIT MULT DUAL 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7847ARZ-REEL | 功能描述:IC DAC 12BIT DUAL MULT 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7847BN | 制造商:Analog Devices 功能描述:DAC 2-CH Segment 12-bit 24-Pin PDIP Tube 制造商:Rochester Electronics LLC 功能描述:COMPLETE DUAL 12-BIT MDAC - Bulk |
| AD7847BN/883B | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
| AD7847BN883B | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。