參數(shù)資料
型號: AD7849CR-REEL
廠商: Analog Devices Inc
文件頁數(shù): 9/20頁
文件大?。?/td> 0K
描述: IC DAC 16BIT SRL INP 20-SOIC
產(chǎn)品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1,000
設置時間: 7µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 100mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 20-SOIC W
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): 143k
AD7849
Rev. C | Page 17 of 20
APPLICATIONS INFORMATION
OPTO-ISOLATED INTERFACE
In many process control applications, it is necessary to provide
an isolation barrier between the controller and the unit being
controlled. Opto-isolators can provide voltage isolation in
excess of 3 kV. The serial loading structure of the AD7849
makes it ideal for opto-isolated interfaces because the number
of interface lines is kept to a minimum.
Figure 28 shows a 4-channel isolated interface using the AD7849.
The DCEN pin must be connected high to enable the daisy-chain
facility. Four channels with 14-bit or 16-bit resolution are provided
in the circuit shown, but this can be expanded to accommodate
any number of DAC channels without any extra isolation circuitry.
The only limitation is the output update rate. For example, if an
output update rate of 10 kHz is required, then all DACs must be
loaded and updated in 100 μs. Operating at the maximum clock
rate of 5 MHz means that it takes 3.2 μs to load a DAC. This means
that the total number of channels for this update rate is 31, which
leaves 800 ns for the LDAC pulse. Of course, as the update rate
requirement decreases, the number of possible channels increases.
The sequence of events to program the output channels in
Figure 28 is as follows:
1.
Take the SYNC line low.
2.
Transmit the data as four 16-bit words. A total of 64 clock
pulses is required to clock the data through the chain.
3.
Take the SYNC line high.
4.
Pulse the LDAC line low. This updates all output channels
simultaneously on the falling edge of LDAC.
To reduce the number of optocouplers, the LDAC line can be
driven from one shot that is triggered by the rising edge on the
SYNC line. A low level pulse of 100 ns duration or greater is all
that is required to update the outputs.
VDD
DATA OUT
CLOCK OUT
SYNC OUT
CONTROL OUT
CONTROLLER
VOUTA
VOUTB
VOUTC
VOUTD
5V
QUAD OPTO-COUPLER
*ADDITIONAL PINS OMITTED FOR CLARITY.
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
5V
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
5V
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
5V
SCLK
SYNC
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
0
1008-
031
SCLK
SYNC
SCLK
SYNC
SCLK
SYNC
Figure 28. 4-Channel Opto-Isolated Interface
相關PDF資料
PDF描述
AD7564AR-B IC DAC 12BIT QUAD 3.3V LP 28SOIC
VI-B63-MU CONVERTER MOD DC/DC 24V 200W
AD7564BR IC DAC 12BIT LC2MOS QUAD 28-SOIC
VE-23X-IV-F2 CONVERTER MOD DC/DC 5.2V 150W
VE-B6P-MU CONVERTER MOD DC/DC 13.8V 200W
相關代理商/技術參數(shù)
參數(shù)描述
AD7849CRZ 功能描述:IC DAC 14/16BIT SRL-IN 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD7849CRZ-REEL 功能描述:IC DAC 14/16BIT SRL-IN 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7849TQ 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, 14-Bit/16-Bit DAC
AD784ARQZREEL 制造商:ANALOG 功能描述:NEW
AD7850JP 制造商:Rochester Electronics LLC 功能描述:- Bulk