These characteristics are included for design guidance and are no subject" />
參數(shù)資料
型號: AD7849CRZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 16/20頁
文件大小: 0K
描述: IC DAC 14/16BIT SRL-IN 20-SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 1,000
設(shè)置時間: 7µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 100mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC W
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): 143k
AD7849
Rev. C | Page 5 of 20
AC PERFORMANCE CHARACTERISTICS
These characteristics are included for design guidance and are no subject to test. VREF+ = 5 V; VDD = 14.25 V to 15.75 V; VSS = 14.25 V to
15.75 V; VCC = 4.75 V to 5.25 V; ROFS connected to 0 V.
Table 3.
Parameter
A, B, C Versions
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Settling Time1
7
μs typ
To 0.006% FSR. VOUT loaded. VREF = 0 V.
10
μs typ
To 0.003% FSR. VOUT loaded. VREF = 5 V.
Slew Rate
4
V/μs typ
Digital-to-Analog Glitch Impulse
250
nV-sec typ
DAC alternatively loaded with 00 … 00 and
111 … 11. VOUT loaded. LDAC permanently low.
BIN/COMP set to 1. VREF = 5 V.
150
nV-sec typ
LDAC frequency = 100 kHz.
AC Feedthrough
1
mV p-p typ
VREF = 0 V, VREF+ = 1 V rms, 10 kHz sine wave.
DAC loaded with all 0s. BIN/COMP set to 0.
Digital Feedthrough
5
nV-sec typ
DAC alternatively loaded with all 1s and 0s.
SYNC high.
Output Noise Voltage Density, 1 kHz to 100 kHz
80
nV/√Hz typ
Measured at VOUT. VREF+ = VREF = 0 V.
BIN/COMP set to 0.
1
LDAC = 0. Settling time does not include deglitching time of 5 μs (typical).
TIMING CHARACTERISTICS
VDD = 14.25 V to 15.75 V; VSS = 14.25 V to 15.75 V; VCC = 4.75 V to 5.25 V; RL = 2 kΩ, CL = 200 pF. All specifications TMIN to TMAX,
unless otherwise noted. Guaranteed by characterization. All input signals are specified tr = tf = 5 ns (10% to 90% of 5 V and timed from a
voltage level of 1.6 V.
Table 4.
Parameter
Limit at 25°C (All Versions)
Limit at TMIN, TMAX (All Versions)
Unit
Test Conditions/Comments
t11
200
ns min
SCLK cycle time
t2
50
ns min
SYNC-to-SCLK setup time
t3
70
ns min
SYNC-to-SCLK hold time
t4
10
ns min
Data setup time
t5
40
ns min
Data hold time
t62
80
ns max
SCLK falling edge to SDO valid
t7
80
ns min
LDAC, CLR pulse width
tr
30
μs max
Digital input rise time
tf
30
μs max
Digital input fall time
1 SCLK mark/space ratio range is 40/60 to 60/40.
2 SDO load capacitance is 50 pF.
相關(guān)PDF資料
PDF描述
VI-B3X-MU CONVERTER MOD DC/DC 5.2V 200W
VE-BNV-MY-B1 CONVERTER MOD DC/DC 5.8V 50W
LTC1595BCN8#PBF IC D/A CONV 16BIT MULTPLYNG 8DIP
VE-BNT-MY-B1 CONVERTER MOD DC/DC 6.5V 50W
AD7228ABPZ-REEL IC DAC 8BIT OCTAL W/AMP 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7849TQ 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, 14-Bit/16-Bit DAC
AD784ARQZREEL 制造商:ANALOG 功能描述:NEW
AD7850JP 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD-7850SLF 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:ADSL LINE TRANSFORMER
AD7851 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter