- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10541 > AD7854LARZ (Analog Devices Inc)IC ADC 12BIT PARALLEL LP 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7854LARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/28頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT PARALLEL LP 28-SOIC |
| 標準包裝： | 27 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 30mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個偽差分，單極；1 個偽差分，雙極 |
| 產(chǎn)品目錄頁面： | 779 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7854/AD7854L
REV. B
–25–
AD7854/AD7854L to DSP5600x
Figure 41 shows a parallel interface between the AD7854/
AD7854L and the DSP5600x series of DSPs. The AD7854/
AD7854L should be mapped into the top 64 locations of Y data
memory. If extra wait states are needed in this interface, they
can be programmed using the Port A bus control register (please
see DSP5600x User’s Manual for details). Data can be read
from the DSP5600x using the following instruction:
MOVE Y:ADCaddr, X 0
Data can be written to the AD7854/AD7854L using the follow-
ing two instructions:
MOVE X0, Y:ADCaddr
MOVE X1, Y:ADCaddr+1
Where ADCaddr is the address in the DSP5600x address space
to which the AD7854/AD7854L has been mapped.
DSP56000/
DSP56002*
A15–A1
X/
Y
A0
WR
IRQ
D23–D0
CS
HBEN
WR
RD
BUSY
DB11–DB0
AD7854/
AD7854L*
ADDR
DECODE
ADDRESS BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
RD
DS
Figure 41. AD7854/AD7854L to DSP5600x Parallel Interface
AD7854/AD7854L to TMS320C30
Figure 40 shows a parallel interface between the AD7854/
AD7854L and the TMS320C3x family of DSPs. The
AD7854/AD7854L is interfaced to the Expansion Bus of the
TMS320C3x. Two wait states are required in this interface.
These can be programmed using the WTCNT bits of the
Expansion Bus Control register (see TMS320C3x Users Guide
for details). Data from the AD7854/AD7854L can be read
using the following instruction:
LDI *ARn,Rx
Data can be loaded into the AD7854/AD7854L using the
instructions:
STI Ry,*ARn++
STI Rz,*ARn--
where ARn is an auxiliary register containing the lower 16 bits
of the address of the AD7854/AD7854L in the TMS320C3x
memory space, Rx is the register into which the ADC data is
loaded during a load operation, Ry contains the 8 LSBs of
data and Rz contains the 8 MSBs of data to be written to the
AD7854/AD7854L.
TMS320C30*
XA12–XA1
XA0
IOSTRB
XR/
W
INTx
XD23–XD0
CS
HBEN
WR
RD
BUSY
DB11–DB0
AD7854/
AD7854L*
ADDR
DECODE
EXPANSION ADDRESS BUS
EXPANSION DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 40. AD7854/AD7854L to TMS320C30 Parallel
Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3106A16S-6P | CONN PLUG 3POS STRAIGHT W/PINS |
| MS3102R20-19P | CONN RCPT 3POS BOX MNT W/PINS |
| AD7895ARZ-3 | IC ADC 12BIT SRL 5V 8-SOIC |
| VI-B50-IV-F4 | CONVERTER MOD DC/DC 5V 150W |
| AD7706BNZ | IC ADC 16BIT 3CHAN 16DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7854LARZ-REEL | 功能描述:IC ADC 12BIT PARALLEL LP 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7854LBR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD7854SQ | 制造商:Rochester Electronics LLC 功能描述:12-BIT SINGLE CH.PARALLEL ADC I.C. - Bulk |
| AD7856 | 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC |
| AD7856AN | 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:IC 14BIT ADC 7856 DIP24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。