- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10536 > AD7856ANZ (Analog Devices Inc)IC ADC 14BIT 8CHAN 5V 24DIP PDF資料下載
參數(shù)資料
| 型號： | AD7856ANZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 8CHAN 5V 24DIP |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 285k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個偽差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7856
–24–
REV. A
Table X. Interface Mode Description
Interface
Processor/
Mode
Controller
Comment
1
8XC51
(2-Wire)
8XL51
(DIN Is an Input/
PIC17C42
Output Pin)
2
68HC11
(3-Wire, SPI)
68L11
(Default Mode)
68HC16
PIC16C64
ADSP-21xx
DSP56000
DSP56001
DSP56002
DSP56L002
DETAILED TIMING SECTION
Mode 1 (2-Wire 8051 Interface)
The read and write takes place on the DIN line and the conver-
sion is initiated by pulsing the
CONVST pin (note that in every
write cycle the 2/
3 MODE bit must be set to 1). The conversion
may be started by setting the CONVST bit in the control regis-
ter to 1 instead of using the
CONVST pin.
Figures 31 and 32 show the timing diagrams for Operating
Mode 1 in Table X where the AD7856 is in the 2-wire interface
mode. Here the DIN pin is used for both input and output as
shown. The
SYNC input is level-triggered active low and can be
pulsed (Figure 31) or can be constantly low (Figure 32).
In Figure 31 the part samples the input data on the rising edge
of SCLK. After the 16th rising edge of SCLK the DIN is con-
figured as an output. When the
SYNC is taken high the DIN is
three-stated. Taking
SYNC low disables the three-state on the
DIN pin and the first SCLK falling edge clocks out the first data
bit. Once the 16 clocks have been provided the DIN pin will
automatically revert back to an input after a time, t14. Note that
a continuous SCLK shown by the dotted waveform in Figure 31
can be used provided that the
SYNC is low for only 16 clock
pulses in each of the read and write cycles.
In Figure 32 the
SYNC line is permanently tied low and this
results in a different timing arrangement. With
SYNC perma-
nently tied low the DIN pin will never be three-stated. The 16th
rising edge of SCLK configures the DIN pin as an input or an
output as shown in the diagram. Here no more than 16 SCLK
pulses must occur for each of the read and write operations.
If reading from and writing to the calibration registers in this
interface mode, all the selected calibration registers must be
read from or written to. The read and write operations cannot
be aborted. When reading from the calibration registers, the
DIN pin will remain as an output for the full duration of all the
calibration register read operations. When writing to the calibra-
tion registers, the DIN pin will remain as an input for the full
duration of all the calibration register write operations.
NOTE: Initiating conversions in software is not recommended
in Mode 1 operation.
A degradation of 0.3 LSB in linearity can be expected when
operating in Mode 1; however, when hardware initiation of
conversions is used, all other specifications that apply to Mode 2
operation also apply to Mode 1.
t3 = –0.4tSCLK MIN (NONCONTINUOUS SCLK) –/+ 0.4tSCLK ns MIN/MAX (CONTINUOUS SCLK),
t6 = 45/75ns MAX (A/K), t7 = 30/40ns MIN (A/K), t8 = 20ns MIN
POLARITY PIN LOGIC HIGH
SYNC (I/P)
SCLK (I/P)
DIN (I/O)
t3
t11
t3
t11
16
1
16
1
t12
t8
t6
t5
t14
DIN BECOMES AN OUTPUT
DIN BECOMES AN INPUT
DB15
DB0
DB15
DB0
3-STATE
DATA WRITE
DATA READ
t7
Figure 31. Timing Diagram for Read/Write Operation with DIN as an Input/Output (i.e., Mode 1)
POLARITY PIN LOGIC HIGH
SCLK (I/P)
DIN (I/O)
16
1
16
1
t13
t8
t6
t14
DIN BECOMES AN INPUT
DB15
DB0
DB15
DB0
6
t6 = 45/75ns MAX (A/K), t7 = 30/40ns MIN (A/K), t8 = 20ns MIN,
t13 = 90ns MAX, t14 = 50ns MIN
t7
DATA WRITE
DATA READ
Figure 32. Timing Diagram for Read/Write Operation with DIN as an Input/Output and
SYNC Input Tied Low (i.e., Interface Mode 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UMK105CK0R5DW-F | CAP CER 0.5PF 50V C0K 0402 |
| UMK105CK0R5CW-F | CAP CER 0.5PF 50V C0K 0402 |
| VE-J2J-MY-F2 | CONVERTER MOD DC/DC 36V 50W |
| AD7658YSTZ | IC ADC 12BIT 6CH 250KSPS 64-LQFP |
| VE-J2H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7856AR | 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7856AR-REEL | 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7856AR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:8 CH. 14-BIT 300 KSPS ADC I.C. - Tape and Reel |
| AD7856ARS | 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP |
| AD7856ARS-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。