- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10143 > AD7858BR (Analog Devices Inc)IC ADC 12BIT 8CH SRL 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7858BR |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 8CH SRL 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 31 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 33mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；4 個(gè)偽差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. B
–24–
AD7858/AD7858L
DETAILED TIMING SECTION
Mode 1 (2-Wire 8051 Interface)
The read and writing takes place on the DIN line and the con-
version is initiated by pulsing the
CONVST pin (note that in
every write cycle the 2/
3 MODE bit must be set to 1). The
conversion may be started by setting the CONVST bit in the
control register to 1 instead of using the
CONVST pin.
Below in Figure 31 and in Figure 32 are the timing diagrams for
Operating Mode 1 in Table X where we are in the 2-wire inter-
face mode. Here the DIN pin is used for both input and output
as shown. The
SYNC input is level triggered active low and can
be pulsed (Figure 31) or can be constantly low (Figure 32).
In Figure 31 the part samples the input data on the rising edge
of SCLK. After the 16th rising edge of SCLK the DIN is con-
figured as an output. When the
SYNC is taken high the DIN is
three-stated. Taking
SYNC low disables the three-state on the
DIN pin and the first SCLK falling edge clocks out the first data
bit. Once the 16 clocks have been provided the DIN pin will
automatically revert back to an input after a time, t14. Note that
a continuous SCLK shown by the dotted waveform in Figure 35
can be used provided that the
SYNC is low for only 16 clock
pulses in each of the read and write cycles.
In Figure 32 the
SYNC line is tied low permanently and this
results in a different timing arrangement. With
SYNC tied low
permanently the DIN pin will never be three-stated. The 16th
rising edge of SCLK configures the DIN pin as an input or an
output as shown in the diagram. Here no more than 16 SCLK
pulses must occur for each of the read and write operations.
If reading from and writing to the calibration registers in this
interface mode, all the selected calibration registers must be
read from or written to. The read and write operations cannot
be aborted. When reading from the calibration registers, the
DIN pin will remain as an output for the full duration of all the
calibration register read operations. When writing to the calibra-
tion registers, the DIN pin will remain as an input for the full
duration of all the calibration register write operations.
t3 = –0.4tSCLK MIN (NONCONTINUOUS SCLK) 0.4tSCLK ns MIN/MAX (CONTINUOUS SCLK),
t6 = 75/115ns MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30ns MIN (5V/3V)
POLARITY PIN LOGIC HIGH
SYNC (I/P)
SCLK (I/P)
DIN (I/O)
t3
t11
t3
t11
16
1
16
1
t12
t8
t6
t5
t14
DIN BECOMES AN OUTPUT
DIN BECOMES AN INPUT
DB15
DB0
DB15
DB0
THREE-STATE
DATA READ
DATA WRITE
t7
Figure 31. Timing Diagram for Read/Write Operation with DIN as an Input/Output
(i.e., Mode 1)
t6 = 75/115ns MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30ns MIN (5V/3V),
t13 = 90/130ns MAX (5V/3V), t14 = 50/90ns MIN (5V/3V)
POLARITY PIN LOGIC HIGH
SCLK (I/P)
DIN (I/O)
16
1
16
1
t13
t8
t6
t14
DIN BECOMES AN INPUT
DB15
DB0
DB15
DB0
6
t7
DATA WRITE
DATA READ
Figure 32. Timing Diagram for Read/Write Operation with DIN as an Input/Output
and SYNC Input Tied Low (i.e., Interface Mode 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-223-IW-F1 | CONVERTER MOD DC/DC 24V 100W |
| AD7863AR-3REEL7 | IC ADC 14BIT DUAL 2CH 28-SOIC |
| VE-2NX-MX-F4 | CONVERTER MOD DC/DC 5.2V 75W |
| VI-222-IX-B1 | CONVERTER MOD DC/DC 15V 75W |
| AD9240ASZRL | IC ADC 14BIT 10MSPS 44-MQFP TR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7858BR-REEL | 功能描述:IC ADC 12BIT 8CH SRL 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7858BRZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7858BRZ-REEL | 功能描述:IC ADC 12BIT 8CHAN SRL 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7858L | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。