參數(shù)資料
型號(hào)： AD7858BRZ
廠商： Analog Devices Inc
文件頁數(shù)： 7/32頁
文件大?。?/td> 0K
描述： IC ADC 12BIT 8CHAN SRL 24SOIC
標(biāo)準(zhǔn)包裝： 31
位數(shù)： 12
采樣率（每秒）： 200k
數(shù)據(jù)接口： 8051，QSPI?，串行，SPI? µP
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 33mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 24-SOIC W
包裝： 管件
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)偽差分，單極
AD7858/AD7858L
REV. B
–15–
CIRCUIT INFORMATION
The AD7858/AD7858L is a fast, 12-bit single supply A/D con-
verter. The part requires an external 4 MHz/1.8 MHz master
clock (CLKIN), two CREF capacitors, a CONVST signal to start
conversion, and power supply decoupling capacitors. The part
provides the user with track/hold, on-chip reference, calibration
features, A/D converter, and serial interface logic functions on a
single chip. The A/D converter section of the AD7858/AD7858L
consists of a conventional successive-approximation converter
based around a capacitor DAC. The AD7858/AD7858L accepts
an analog input range of 0 to +VDD where the reference can be
tied to VDD. The reference input to the part is buffered on-chip.
A major advantage of the AD7858/AD7858L is that a conversion
can be initiated in software as well as applying a signal to the
CONVST pin. Another innovative feature of the AD7858/
AD7858L is self-calibration on power-up, which is initiated
having a capacitor from the
CAL pin to AGND, to give superior
dc accuracy. See Automatic Calibration on Power-Up section.
The part is available in a 24-pin SSOP package and this offers
the user considerable space-saving advantages over alternative
solutions. The AD7858L version typically consumes only
5.5 mW making it ideal for battery-powered applications.
CONVERTER DETAILS
The master clock for the part must be applied to the CLKIN
pin. Conversion is initiated on the AD7858/AD7858L by pulsing
the
CONVST input or by writing to the control register and
setting the CONVST bit to 1. On the rising edge of
CONVST
(or at the end of the control register write operation), the on-
chip track/hold goes from track to hold mode. The falling edge
of the CLKIN signal that follows the rising edge of the
CONVST
signal initiates the conversion, provided the rising edge of
CONVST occurs at least 10 ns typically before this CLKIN
edge. The conversion cycle will take 16.5 CLKIN periods from
this CLKIN falling edge. If the 10 ns setup time is not met, the
conversion will take 17.5 CLKIN periods. The maximum speci-
fied conversion time is 4.6
s for the AD7858 (18t
CLKIN,
CLKIN = 4 MHz) and 10
s for the AD7858L (18tCLKIN,
CLKIN = 1.8 MHz). When a conversion is completed, the
BUSY output goes low, and then the result of the conversion
can be read by accessing the data through the serial interface.
To obtain optimum performance from the part, the read opera-
tion should not occur during the conversion or 400 ns prior to
the next
CONVST rising edge. However, the maximum
throughput rates are achieved by reading/writing during conver-
sion, and reading/writing during conversion is likely to degrade
the Signal to (Noise + Distortion) by only 0.5 dBs. The AD7858
can operate at throughput rates up to 200 kHz, 100 kHz for the
AD7858L. For the AD7858 a conversion takes 18 CLKIN
periods; 2 CLKIN periods are needed for the acquisition time
giving a full cycle time of 5
s (= 200 kHz, CLKIN = 4 MHz).
For the AD7858L 100 kHz throughput can be obtained as
follows: the CLKIN and
CONVST signals are arranged to give
a conversion time of 16.5 CLKIN periods as described above,
1.5 CLKIN periods are allowed for the acquisition time. This
gives a full cycle time of 10
s (=100 kHz, CLKIN = 1.8 MHz).
When using the software conversion start for maximum through-
put the user must ensure the control register write operation
extends beyond the falling edge of BUSY. The falling edge of
BUSY resets the
CONVST bit to 0 and allows it to be repro-
grammed to 1 to start the next conversion.
TYPICAL CONNECTION DIAGRAM
Figure 10 shows a typical connection diagram for the AD7858/
AD7858L. The AGND and the DGND pins are connected
together at the device for good noise suppression. The
CAL pin
has a 0.01
F capacitor to enable an automatic self-calibration
on power-up. The conversion result is output in a 16-bit word
with four leading zeros followed by the MSB of the 12-bit result.
Note that after the AVDD and DVDD power-up the part will
CH1
CH2
CH3
CH4
CH5
OSCILLOSCOPE
4 LEADING
ZEROS FOR
ADC DATA
AUTO CAL ON
POWER-UP
OPTIONAL
EXTERNAL
REFERENCE
AD780/
REF-192
4MHz/1.8MHz OSCILLATOR
MASTER CLOCK
INPUT
0.1 F
10 F
ANALOG SUPPLY
+3V TO +5V
0V TO 2.5V
INPUT
0.1 F
0.01 F
DVDD
0.01 F
0.1 F
INTERNAL/
EXTERNAL
REFERENCE
200kHz/100kHz PULSE GENERATOR
CONVERSION
START INPUT
SERIAL CLOCK
INPUT
FRAME SYNC INPUT
SERIAL DATA INPUT
SERIAL DATA
OUTPUT
DATA GENERATOR
PULSE GENERATOR
CLKIN
SCLK
CONVST
SYNC
DIN
DOUT
DGND
AGND
CAL
SLEEP
CREF2
CREF1
AIN(–)
AIN(+)
AVDD DVDD
AD7858/
AD7858L
Figure 10. Typical Circuit
相關(guān)PDF資料
PDF描述
MS27505E9F98PA CONN RCPT 3POS BOX MNT W/PINS
AD9231BCPZ-40 IC ADC 12BIT 40MSPS 64LFCSP
MS3102E20-20P CONN RCPT 4POS BOX MNT W/PINS
MS27466E19A32PA CONN RCPT 32POS WALL MT W/PINS
VE-JTJ-MX-S CONVERTER MOD DC/DC 36V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7858BRZ-REEL 功能描述:IC ADC 12BIT 8CHAN SRL 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7858L 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
AD7858LAN 制造商:Analog Devices 功能描述:
AD7858LAN3 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*