- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10193 > AD7862ARS-3REEL (Analog Devices Inc)IC ADC 12BIT DUAL 250KSPS 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD7862ARS-3REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT DUAL 250KSPS 28SSOP |
| 標準包裝： | 1,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 75mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個單端，雙極 |
AD7862
–8–
REV. 0
currents, as the resistor stage is followed by a high input
impedance stage of the track/hold amplifier. For the AD7862-10,
R1 = 30 k
, R2 = 7.5 k, and R3 = 10 k. For the AD7862-3,
R1 = R2 = 6.5 k
and R3 is open circuit.
For the AD7862-10 and AD7862-3, the designed code transi-
tions occur on successive integer LSB values (i.e., 1 LSB,
2 LSBs, 3 LSBs . . .). Output coding is twos complement
binary with 1 LSB = FS/4096. The ideal input/output transfer
function for the AD7862-10 and AD7862-3 is shown in Table I.
Table I. Ideal Input/Output Code Table for the AD7862-10/-3
Analog Inputl
Digital Output Code Transition
+FSR/2 – 1 LSB
2
011 . . . 110 to 011 . . . 111
+FSR/2 – 2 LSBs
011 . . . 101 to 011 . . . 110
+FSR/2 – 3 LSBs
011 . . . 100 to 011 . . . 101
GND + 1 LSB
000 . . . 000 to 000 . . . 001
GND
111 . . . 111 to 000 . . . 000
GND – 1 LSB
111 . . . 110 to 111 . . . 111
–FSR/2 + 3 LSBs
100 . . . 010 to 100 . . . 011
–FSR/2 + 2 LSBs
100 . . . 001 to 100 . . . 010
–FSR/2 + 1 LSB
100 . . . 000 to 100 . . . 001
NOTES
1FSR is full-scale range = 20 V (AD7862-10) and = 5 V (AD7862-3) with
REF IN = +2.5 V.
21 LSB = FSR/4096 = 4.883 mV (AD7862-10) and 1.22 mV (AD7862-3) with
REF IN = +2.5 V.
The analog input section for the AD7862-2 contains no biasing
resistors, and the VAX/BX pin drives the input to the multiplexer
and track/hold amplifier circuitry directly. The analog input
range is 0 V to +2.5 V into a high impedance stage with an
input current of less than 500 nA. This input is benign with no
dynamic charging currents. Once again, the designed code
transitions occur on successive integer LSB values. Output
coding is straight (natural) binary with 1 LSB = FS/4096 =
2.5 V/4096 = 0.61 mV. Table II shows the ideal input/output
transfer function for the AD7862-2.
Table II. Ideal Input/Output Code Table for the AD7862-2
Analog Input
1
Digital Output Code Transition
+FSR – 1 LSB
2
111 . . . 110 to 111 . . . 111
+FSR – 2 LSB
111 . . . 101 to 111 . . . 110
+FSR – 3 LSB
111 . . . 100 to 111 . . . 101
GND + 3 LSB
000 . . . 010 to 000 . . . 011
GND + 2 LSB
000 . . . 001 to 000 . . . 010
GND + 1 LSB
000 . . . 000 to 000 . . . 001
NOTES
1FSR is full-scale range and is 2.5 V for AD7862-2 with VREF = +2.5 V.
21 LSB = FSR/4096 and is 0.61 mV for AD7862-2 with VREF = +2.5 V.
OFFSET AND FULL-SCALE ADJUSTMENT
In most digital signal processing (DSP) applications, offset and
full-scale errors have little or no effect on system performance.
Offset error can always be eliminated in the analog domain by
ac coupling. Full-scale error effect is linear and does not cause
problems as long as the input signal is within the full dynamic
range of the ADC. Invariably, some applications will require the
input signal to span the full analog input dynamic range. In such
applications, offset and full-scale error will have to be adjusted
to zero.
Figure 4 shows a circuit that can be used to adjust the offset and
full-scale errors on the AD7862 (VA1 on the AD7862-10 version
is shown for example purposes only). Where adjustment is
required, offset error must be adjusted before full-scale error.
This is achieved by trimming the offset of the op amp driving
the analog input of the AD7862 while the input voltage is a
1/2 LSB below analog ground. The trim procedure is as follows:
apply a voltage of –2.44 mV (–1/2 LSB) at VA1 (see Figure 4)
and adjust the op amp offset voltage until the ADC output code
flickers between 1111 1111 1111 and 0000 0000 0000.
V1
R1
10k
R2
500
R3
10k
AGND
AD7862*
*ADDITIONAL PINS OMITTED FOR CLARITY
INPUT
RANGE =
±10V
10k
R5
10k
R4
VA1
Figure 4. Full-Scale Adjust Circuit
Gain error can be adjusted at either the first code transition
(ADC negative full scale) or the last code transition (ADC
positive full scale). The trim procedures for both cases are as
follows:
Positive Full-Scale Adjust
Apply a voltage of +9.9927 V (FS/2 – 3/2 LSBs) at VA1. Adjust
R2 until the ADC output code flickers between 0111 1111 1110
and 0111 1111 1111.
Negative Full-Scale Adjust
Apply a voltage of –9.9976 V (–FS + 1/2 LSB) at VA1 and adjust
R2 until the ADC output code flickers between 1000 0000 0000
and 1000 0000 0001.
An alternative scheme for adjusting full-scale error in systems
that use an external reference is to adjust the voltage at the
VREF pin until the full-scale error for any of the channels is
adjusted out. The good full-scale matching of the channels will
ensure small full-scale errors on the other channels.
TIMING AND CONTROL
Figure 5a shows the timing and control sequence required to
obtain optimum performance (Mode 1) from the AD7862. In
the sequence shown, a conversion is initiated on the falling edge
of CONVST. This places both track/holds into hold simulta-
neously, and new data from this conversion is available in the
output register of the AD7862 3.6
s later. The BUSY signal
indicates the end of conversion, and at this time the conversion
results for both inputs are available to be read. A second
conversion is then initiated. If the multiplexer select A0 is low,
the first and second read pulses after the first conversion accesses
the result from channel A (VA1 and VA2 respectively). The third
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B4X-IV-S | CONVERTER MOD DC/DC 5.2V 150W |
| SP3232EBEN-L | IC TXRX RS232 ESD TRUE 16NSOIC |
| VE-2WJ-MY | CONVERTER MOD DC/DC 36V 50W |
| SF7281-7SG-3ES | CONN RCPT 7POS PNL MNT SKT |
| ADM1491EBRMZ-REEL7 | IC TXRX FULLDUP RS485/422 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7862ARSZ-10 | 功能描述:IC ADC 12BIT DUAL 250KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7862ARSZ-10REEL | 功能描述:IC ADC 12BIT DUAL 250KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7862ARSZ-2 | 功能描述:IC ADC 12BIT DUAL 250KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7862ARSZ-2REEL | 功能描述:IC ADC 12BIT DUAL 250KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7862ARSZ-3 | 功能描述:IC ADC 12BIT DUAL 250KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。