AD7870/AD7875/AD7876
Rev. C | Page 6 of
28
TIMING CHARACTERISTICS
sample tested at 25°C to ensure compliance, unless otherwise noted. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V)
and timed from a voltage level of 1.6 V.
Table 3.
Limit at TMIN, TMAX
(J, K, L, A, B, C Versions)
Limit at TMIN, TMAX
(T Version)
Units
Conditions/Comments
t1
50
ns min
CONVST pulse width
t2
0
ns min
CS to RD setup time (Mode 1)
60
75
ns min
RD pulse width
t4
0
ns min
CS to RD hold time (Mode 1)
t5
70
ns max
RD to INT delay
57
70
ns max
Data access time after RD
5
ns min
Bus relinquish time after RD
50
ns max
t8
0
ns min
HBEN to RD setup time
t9
0
ns min
HBEN to RD hold time
t10
100
ns min
SSTRB to SCLK falling edge setup time
370
ns min
SCLK cycle time
135
150
ns max
SCLK to valid data delay. CL = 35 pF
t13
20
ns min
SCLK rising edge to SSTRB
100
ns max
t14
10
ns min
Bus relinquish time after SCLK
100
ns max
t15
60
ns min
CS to RD setup time (Mode 2)
t16
120
ns max
CS to BUSY propagation delay
t17
200
ns min
Data setup time prior to BUSY
t18
0
ns min
CS to RD hold time (Mode 2)
t19
0
ns min
HBEN to CS setup time
t20
0
ns min
HBEN to CS hold time
1 Serial timing is measured with a 4.7 kΩ pull-up resistor on SDATA and SSTRB and a 2 kΩ pull-up on SCLK. The capacitance on all three outputs is 35 pF.
2 Timing specifications for t3, t6, and for the maximum limit at t7 are 100% production tested.
3 t6 is measured with the load circuits of Figure 4 and defined as the time required for an output to cross 0.8 V or 2.4 V.
4 t7 is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 5.
5 SCLK mark/space ratio (measured from a voltage level of 1.6 V) is 40/60 to 60/40.
6 SDATA will drive higher capacitive loads but this will add to t12 since it increases the external RC time constant (4.7 kΩ||CL) and thus the time to reach 2.4 V.