參數(shù)資料
型號: AD7879WARUZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 25/41頁
文件大?。?/td> 0K
描述: IC ADC 12BIT CTLR TOUCH 16TSSOP
標準包裝: 1,000
類型: 電阻
觸摸面板接口: 4 線
輸入數(shù)/鍵: 1 TSC
分辨率(位): 12 b
評估套件: *
數(shù)據(jù)接口: 串行,SPI?
數(shù)據(jù)速率/采樣率 (SPS,BPS): 105k
電壓基準: 內(nèi)部
電源電壓: 1.6 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 帶卷 (TR)
AD7879/AD7889
Rev. C | Page 30 of 40
INTERRUPTS
The AD7879/AD7889 have a dual function interrupt output,
INT, as well as a pen-down interrupt, PENIRQ. The INT output
can be configured as a data available interrupt (DAV), as an
out-of-limit interrupt (INT), or as a GPIO interrupt.
DAV—Data Available Interrupt
The behavior of the interrupt output is controlled by Bit 13 in
Control Register 3. In default mode (Bit 13 = 0), INT operates
as a data available interrupt (DAV). When the AD7879/AD7889
finish a conversion or a conversion sequence, the interrupt is
asserted to let the host know that new ADC data is available in
the result registers.
While the ADC is idle or is converting, DAV is high. When the
ADC has finished converting and new data has been written to
the result registers, DAV goes low. Reading the result registers
resets DAV to a high condition. DAV is also reset if a new con-
version is started by the AD7879/AD7889 because the timer
expired. The host should read the result registers only when
DAV is low. To ensure correct operation of the DAV mode
when using the SPI interface, it is necessary to write 0x0000
to Register 0x81 after a set of register reads. This clears the
internal data read signal.
ADC
CONVERTING
SETUP
BY HOST
IDLE
NEW DATA
AVAILABLE
HOST READS
RESULTS
IDLE
tCONV
AD7879/
AD7889
STATUS
DAV
07667-
034
Figure 35. Operation of DAV Output
When the on-board timer is programmed to perform automatic
conversions, limited time is available to the host to read the
result registers before another sequence of conversions begins.
The DAV signal is reset high when the timer expires, and the
host should not access the result registers while DAV is high.
INT—Out-of-Limit Interrupt
The INT pin operates as an alarm or interrupt output when
Bit 13 in Control Register 3 (Address 0x03) is set to 1. The
output goes low if any one of the interrupt sources is asserted.
The results of high and low limit comparisons on the AUX,
VBAT, and TEMP channels are interrupt sources. An out-of-
limit comparison sets a status bit in the interrupt register. A
separate status bit for the high limit and the low limit on each
channel indicates which limit was exceeded. The interrupt
sources can be masked by setting the corresponding enable bit
in this register to 1. There is one enable bit per channel.
PENIRQ—Pen Interrupt
The pen interrupt request output (PENIRQ) goes low whenever
the screen is touched and the PENIRQ enable bit is set to 0
(Control Register 1, Bit 15). When PENIRQ enable is set to 1,
the pen interrupt request output is disabled.
The pen interrupt equivalent output circuitry is shown in
Figure 36. This digital logic output has an internal 50 k pull-
up resistor, so it does not need an external pull-up. The
PENIRQ output idles high, and the PENIRQ circuitry is always
enabled in master mode (ADC mode = 11), except during
conversions.
07667-
035
X+
TOUCH
SCREEN
Y+
50k
Y–
X–
PENIRQ
ENABLE
PENIRQ
VCC
Figure 36. PENIRQ Output Equivalent Circuit
When the screen is touched, PENIRQ goes low. This generates
an interrupt request to the host. When the screen touch ends,
PENIRQ immediately goes high if the ADC is idle. If the ADC
is converting, PENIRQ goes high when the ADC becomes idle.
The PENIRQ operation for these two conditions is shown in
07667-
036
SCREEN
PENIRQ
ADC
STATUS
TOUCHED
NOT
TOUCHED
NOT
TOUCHED
NOT
TOUCHED
NOT
TOUCHED
ADC IDLE
SCREEN
PENIRQ
ADC
STATUS
TOUCHED
ADC IDLE
ADC
CONVERTING
ADC IDLE
RELEASE NOT
DETECTED
PENIRQ
DETECTS
RELEASE
PENIRQ
DETECTS
RELEASE
PENIRQ
DETECTS
TOUCH
PENIRQ
DETECTS
TOUCH
Figure 37. PENIRQ Operation for ADC Idle and ADC Converting
相關(guān)PDF資料
PDF描述
AD7879-1WARUZ-RL IC ADC 12BIT CTRLR TOUCH 16TSSOP
AD7879-1WACPZ-RL IC ADC 12BIT CTRLR TOUCH 16LFCSP
AD7879WARUZ-RL IC ADC 12BIT CTLR TOUCH 16TSSOP
AD7889-1ACBZ-RL7 IC ADC 12BIT CTRLR TOUCH 12WLCSP
AD7889ACBZ-RL IC ADC 12BIT CTRLR TOUCH 12WLCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7880BCHIPS 功能描述:12 Bit Analog to Digital Converter 2 Input 1 SAR Die 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):上次購買時間 位數(shù):12 采樣率(每秒):66k 輸入數(shù):2 輸入類型:單端 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部,電源 電壓 - 電源,模擬:5V 電壓 - 電源,數(shù)字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:模具 供應(yīng)商器件封裝:模具 標準包裝:1
AD7880BN 功能描述:IC ADC 12BIT MONO LP 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7880BNZ 功能描述:IC ADC 12BIT MONO LOW PWR 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7880BQ 制造商:Analog Devices 功能描述:ADC Single SAR 66ksps 12-bit Parallel 24-Pin CDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 66KSPS 12-BIT PARALLEL 24CDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD7880BR 功能描述:IC ADC 12BIT LC2MOS 5V LP 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極