參數(shù)資料
型號(hào): AD7880BN
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/16頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT MONO LP 24-DIP
標(biāo)準(zhǔn)包裝: 15
位數(shù): 12
采樣率(每秒): 66k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 50mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 通孔
封裝/外殼: 24-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 24-PDIP
包裝: 管件
輸入數(shù)目和類(lèi)型: 2 個(gè)單端,單極;2 個(gè)單端,雙極
AD7880
REV. 0
–9–
MICROPROCESSOR INTERFACING
The AD7880 high speed bus timing allows direct interfacing to
real time digital signal processors, DSPs, as well as modern high
speed, 16-bit microprocessors. Suitable microprocessor inter-
faces are shown in Figures 15 through 20.
AD7880–ADSP-2100 Interface
Figure 15 shows an interface between the AD7880 and the
ADSP-2100. Conversion is initiated using a timer to drive the
CONVST
input asynchronously to the microprocessor. This al-
lows very accurate control of the sampling instant. When con-
version is complete, the AD7880 BUSY line goes high. An
inverter on this BUSY output drives the IRQ line low thus pro-
viding an interrupt to the ADSP-2100 when conversion is com-
pleted. The conversion result is then read from the AD7880 into
the ADSP-2100 with the following instruction:
MR0 = DM(ADC)
where MR0 is the ADSP-2100 MR0 Register and
where ADC is the AD7880 address.
TIMER
DMA0
DMA13
DMD15
DMD0
DMS
EN
ADDR
DECODE
ADDRESS BUS
ADSP-2100
(ADSP-2101/
ADSP-2102)
* ADDITIONAL PINS OMITTED FOR CLARITY
DATA BUS
CONVST
CS
DB11
DB0
RD
BUSY
AD7880*
IRQn
DMRD (RD)
Figure 15. AD7880–ADSP-2100 (ADSP-2101/ADSP-2102)
Interface
AD7880-ADSP-2101/ADSP-2102 Interface
The interface outlined in Figure 15 also forms the basis for an
interface between the AD7880 and the ADSP-2101/ADSP-2102.
The READ line of the ADSP-2101/ADSP-2102 is labeled RD.
In this interface, the RD pulse width of the processor can be
programmed using the Data Memory Wait State Control Regis-
ter. The instruction used to read a conversion result is as out-
lined for the ADSP-2100.
AD7880-TMS32010 Interface
An interface between the AD7880 and the TMS32010 is shown
in Figure 16. Once again the conversion is initiated using an ex-
ternal timer and the TMS32010 is interrupted when conversion
is completed. The following instruction is used to read the con-
version result from the AD7880:
IN D,ADC
where D is Data Memory Address and
where ADC is the AD7880 address.
PA0
PA2
D15
D0
MEN
ADDR
DECODE
ADDRESS BUS
TIMER
DATA BUS
CONVST
CS
DB11
DB0
RD
AD7880*
TMS32010
*ADDITIONAL PINS OMITTED FOR CLARITY
INT
DEN
EN
BUSY
Figure 16. AD7880–TMS32010 Interface
AD7880–TMS320C25 Interface
Figure 17 shows an interface between the AD7880 and the
TMS320C25. As with the two previous interfaces, conversion is
initiated with a timer, and the processor is interrupted when the
conversion sequence is completed. The TMS320C25 does not
have a separate RD output to drive the AD7880 RD input di-
rectly. This has to be generated from the processor STRB and
R/W outputs with the addition of some logic gates. The RD sig-
nal is OR-gated with the MSC signal to provide the one WAIT
state required in the read cycle for correct interface timing.
Conversion results are read from the AD7880 using the follow-
ing instruction:
IN D,ADC
where D is Data Memory Address and
where ADC is the AD7880 address.
A0
A15
D15
D0
IS
EN
ADDR
DECODE
ADDRESS BUS
TIMER
DATA BUS
CONVST
CS
DB11
DB0
RD
AD7880*
TMS320C25
*ADDITIONAL PINS OMITTED FOR CLARITY
INTn
R/W
STRB
MSC
READY
BUSY
Figure 17. AD7880–TMS320C25 Interface
Some applications may require that the conversion be initiated
by the microprocessor rather than an external timer. One option
is to decode the AD7880 CONVST from the address bus so that
相關(guān)PDF資料
PDF描述
IDT72V205L15PFI8 IC FIFO SYNC 16KX9 15NS 64QFP
LT1032ISW#TRPBF IC LINE DRIVR LOWPWR QUAD 16SOIC
LT1032ISW#TR IC LINE DRIVER QUAD LP 16SOIC
IDT72V205L15PFGI8 IC FIFO SYNC 16KX9 15NS 64QFP
IDT72V205L10PFG8 IC FIFO SYNC 16KX9 10NS 64QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7880BNZ 功能描述:IC ADC 12BIT MONO LOW PWR 24DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7880BQ 制造商:Analog Devices 功能描述:ADC Single SAR 66ksps 12-bit Parallel 24-Pin CDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 66KSPS 12-BIT PARALLEL 24CDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD7880BR 功能描述:IC ADC 12BIT LC2MOS 5V LP 24SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端,雙極
AD7880BR-REEL 功能描述:IC ADC 12BIT MONO LP 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端,雙極
AD7880BRZ 功能描述:IC ADC 12BIT MONO LP 24-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6