- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10545 > AD7887ARMZ (Analog Devices Inc)IC ADC 12BIT 2CH SRL 8MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7887ARMZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 2CH SRL 8MSOP |
| 設(shè)計(jì)資源： | Software Calibrated, 1 MHz to 8 GHz, 70 dB RF Power Measurement System Using AD8318 (CN0150) |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)單端，單極 |
AD7887
Rev. D | Page 11 of 24
THEORY OF OPERATION
CIRCUIT INFORMATION
The AD7887 is a fast, low power, 12-bit, single-supply, single-
channel/dual-channel ADC. The part can be operated from a
3 V (2.7 V to 3.6 V) supply or from a 5 V (4.75 V to 5.25 V) supply.
When operated from either a 5 V or 3 V supply, the AD7887 is
capable of throughput rates of 125 kSPS when provided with a
2 MHz clock.
The AD7887 provides the user with an on-chip, track/hold
analog-to-digital converter reference and a serial interface
housed in an 8-lead package. The serial clock input accesses data
from the part and provides the clock source for the successive
approximation ADC. The part can be configured for single-
channel or dual-channel operation. When configured as a
single-channel part, the analog input range is 0 to VREF (where the
externally applied VREF can be between 1.2 V and VDD). When
the AD7887 is configured for two input channels, the input
range is determined by internal connections to be 0 to VDD.
If single-channel operation is required, the AD7887 can be
operated in a read-only mode by tying the DIN line permanently
to GND. For applications where the user wants to change the
mode of operation or wants to operate the AD7887 as a dual-
channel ADC, the DIN line can be used to clock data into the
part’s control register.
CONVERTER OPERATION
The AD7887 is a successive approximation ADC built around a
schematics of the ADC. Figure 8 shows the ADC during its
acquisition phase. SW2 is closed and SW1 is in Position A, the
comparator is held in a balanced condition, and the sampling
capacitor acquires the signal on AIN.
(REF IN/REF OUT)/2
SAMPLING
CAPACITOR
COMPARATOR
ACQUISITION
PHASE
SW1
A
SW2
AGND
B
AIN
CHARGE
REDISTRIBUTION
DAC
CONTROL
LOGIC
06
19
1-
0
08
Figure 8. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 9), SW2 opens
and SW1 moves to Position B, causing the comparator to become
unbalanced. The control logic and the charge-redistribution DAC
are used to add and subtract fixed amounts of charge from the
sampling capacitor to bring the comparator back into a balanced
condition. When the comparator is rebalanced, the conversion
is complete. The control logic generates the ADC output code.
Figure 10 shows the ADC transfer function.
(REF IN/REF OUT)/2
SAMPLING
CAPACITOR
COMPARATOR
CONVERSION
PHASE
SW1
A
SW2
AGND
B
VIN
CHARGE
REDISTRIBUTION
DAC
CONTROL
LOGIC
06
19
1-
00
9
Figure 9. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding of the AD7887 is straight binary. The
designed code transitions occur at successive integer LSB values
(that is, 1 LSB, 2 LSB, and so on). The LSB size is VREF/4096. The
ideal transfer characteristic for the AD7887 is shown in Figure
0V
ADC
CO
DE
ANALOG INPUT
111 ... 000
011 ... 111
0.5LSB
+VREF – 1.5LSB
1LSB = VREF/4096
111 ... 111
111 ... 110
000 ... 010
000 ... 001
000 ... 000
06
19
1
-01
0
Figure 10. Transfer Characteristic
TYPICAL CONNECTION DIAGRAM
Figure 11 shows a typical connection diagram for the AD7887.
The GND pin is connected to the analog ground plane of the
system. The part is in dual-channel mode so VREF is internally
connected to a well-decoupled VDD pin to provide an analog
input range of 0 V to VDD. The conversion result is output in a
16-bit word with four leading zeros followed by the MSB of the
12-bit result. For applications where power consumption is of
concern, the automatic power-down at the end of conversion
should be used to improve power performance. See the Modes
of Operation section.
DOUT
DIN
SCLK
CS
AIN1
AIN2
GND
0.1F
10F
SUPPLY 2.7V
TO 5.25V
SERIAL
INTERFACE
VDD
AD7887
0V TO VDD
INPUT
C/P
06
19
1-
01
1
Figure 11. Typical Connection Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7265BSUZ | IC ADC 12BIT 3CHAN 1MSPS 32TQFP |
| VE-J13-MY-F2 | CONVERTER MOD DC/DC 24V 50W |
| IDT82P2282PFG | IC TXRX T1/J1/E1 2CH 100TQFP |
| IDT82P2281PFG | TXRX T1/E1/J1 LONG/SHORT 80-TQFP |
| VE-J12-MY-F2 | CONVERTER MOD DC/DC 15V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7887ARMZ | 制造商:Analog Devices 功能描述:IC ADC 12BIT 125KSPS MSOP-8 |
| AD7887ARMZ-REEL | 功能描述:IC ADC 12BIT 2CH SRL 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7887ARMZ-REEL7 | 功能描述:IC ADC 12BIT 2CHAN SRL 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7887AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 8-Pin SOIC N T/R |
| AD7887AR-REEL7 | 功能描述:IC ADC 12BIT 2CH SRL 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。