參數(shù)資料
型號(hào): AD7892AR-2REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 12/14頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT LP 500KSPS 24-SOIC
標(biāo)準(zhǔn)包裝: 400
位數(shù): 12
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 90mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個(gè)單端,雙極
AD7892
REV. C
–7–
Pin
No.
Mnemonic
Description
16
DB4/SCLK
Data Bit 4/Serial Clock. When the device is in its parallel mode, this pin is Data Bit 4, a three-state
TTL-compatible output. When the device is in its serial mode, this becomes the serial clock pin,
SCLK. SCLK is an input and an external serial clock must be provided at this pin to obtain serial
data from the AD7892. Serial data is clocked out from the output shift register on the rising edges
of SCLK after
RFS goes low.
17
DB3/
RFS
Data Bit 3/Receive Frame Synchronization. When the device is in its parallel mode, this pin is Data
Bit 3, a three-state TTL-compatible output. When the device is in its serial mode, this becomes the
receive frame synchronization input with
RFS provided externally to obtain serial data from the
AD7892.
18
DB2
Data Bit 2. Three-state TTL-compatible output. This output should be left unconnected when the
device is in its serial mode.
19
DB1
Data Bit 1. Three-state TTL-compatible output. This output should be left unconnected when the
device is in its serial mode.
20
DB0
Data Bit 0 (LSB). Three-state TTL-compatible output. Output coding is two’s complement for
AD7892-1 and AD7892-3 and straight (natural) binary for AD7892-2. This output should be left
unconnected when the device is in its serial mode.
21
RD
Read. Active low logic input which is used in conjunction with
CS low to enable the data outputs.
22
CS
Chip Select. Active low logic input which is used in conjunction with
RD to enable the data outputs.
23
EOC
End-of-Conversion. Active low logic output indicating converter status. The end of conversion is
signified by a low going pulse on this line. The duration of this
EOC pulse is nominally 100 ns.
24
CONVST
Convert Start. Logic Input. A low-to-high transition on this input puts the track/hold into its hold
mode and starts conversion.
PIN CONFIGURATION
DIP and SOIC
VDD
REF OUT/REF IN
AGND
MODE
DB0 (LSB)
DB1
DB2
VIN2
VIN1
DB11/LOW
DB3/
RFS
DB10/LOW
DB4/SCLK
DB9
DB5/SDATA
DB8
DGND
DB7
DB6
14
1
2
24
23
5
6
7
20
19
18
3
4
22
21
817
916
10
15
11
TOP VIEW
(Not to Scale)
11
12
13
AD7892
STANDBY
CONVST
EOC
CS
RD
相關(guān)PDF資料
PDF描述
IDT7200L50J IC MEM FIFO 256X9 50NS 32-PLCC
IDT7200L35J IC MEM FIFO 256X9 35NS 32-PLCC
IDT7201LA50TP IC MEM FIFO 512X9 50NS 28-PDIP
LTC1414IGN#PBF IC A/D CONV 14BIT SAMPLNG 28SSOP
IDT7200L35TP IC MEM FIFO 256X9 35NS 28-PDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7892AR-3 制造商:Analog Devices 功能描述:ADC Single SAR 600ksps 12-bit Parallel/Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC
AD7892AR-3REEL 制造商:Analog Devices 功能描述:ADC Single SAR 600ksps 12-bit Parallel/Serial 24-Pin SOIC W T/R
AD7892AR-3REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 600ksps 12-bit Parallel/Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC I.C. - Tape and Reel
AD7892ARS-2 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD7892ARZ-1 功能描述:IC ADC 12BIT LP 500KSPS 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6