All input signals are specified with tr = " />
參數(shù)資料
型號(hào): AD7922ARMZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/32頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT 1MSPS DUAL 8-MSOP
標(biāo)準(zhǔn)包裝: 50
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 20mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 8-MSOP
包裝: 管件
輸入數(shù)目和類型: 2 個(gè)單端,單極
產(chǎn)品目錄頁(yè)面: 779 (CN2011-ZH PDF)
配用: EVAL-AD7922CBZ-ND - BOARD EVAL FOR AD7922
AD7912/AD7922
Rev. 0 | Page 7 of 32
TIMING SPECIFICATIONS
Guaranteed by characterization.
All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
VDD = 2.35 V to 5.25 V; TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Limit at TMIN,
TMAX
Unit
Description
10
kHz min2
18
MHz max
tCONVERT
16 × tSCLK
AD7922
14 × tSCLK
AD7912
tQUIET
30
ns min
Minimum quiet time required between bus relinquish and start of next conversion
t1
15
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t33
30
ns max
Delay from CS until DOUT three-state is disabled
t43
45
ns max
DOUT access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t74
10
ns min
SCLK to DOUT valid hold time
t8
5
ns min
DIN setup time prior to SCLK falling edge
t9
6
ns min
DIN hold time after SCLK falling edge
t105
30
ns max
SCLK falling edge to DOUT three-state
10
ns min
SCLK falling edge to DOUT three-state
tPOWER-UP6
1
s max
Power-up time from full power-down
1 Mark/space ratio for SCLK input is 40/60 to 60/40.
2 Minimum fSCLK at which specifications are guaranteed.
3 Measured with the load circuit in Figure 2 and defined as the time required for the output to cross VIH or VIL voltage.
4 Measured with a 50 pF load capacitor.
5 T10 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t10, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
6 See the Power-Up Time section.
TIMING DIAGRAMS
04351-0-002
200
AI
OL
200
AI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications
04351-0-003
SCLK
VIH
VIL
DOUT
t4
Figure 3. Access Time after SCLK Falling Edge
04351-0-004
SCLK
VIH
VIL
DOUT
t7
Figure 4. Hold Time after SCLK Falling Edge
04351-0-005
SCLK
1.6V
DOUT
t10
Figure 5. SCLK Falling Edge to DOUT Three-State
相關(guān)PDF資料
PDF描述
CMP402GS IC COMPARATOR LV 65NS 16-SOIC
AD7829BRZ IC ADC 8BIT 8CH 2MSPS 28-SOIC
CMP402GSZ IC COMPARATOR LV 65NS 16-SOIC
AD7785BRUZ IC ADC 20BIT SIGMA-DELTA 16TSSOP
AD7685BCPZRL7 IC ADC 16BIT SAR 250KSPS 10LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7922ARMZ-REEL 功能描述:IC ADC DUAL 12BIT 2CH 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7922ARMZ-REEL7 功能描述:IC ADC DUAL 12BIT 2CH 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7922AUJ-R2 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Bulk
AD7922AUJ-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin TSOT T/R
AD7922AUJ-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Tape and Reel