參數(shù)資料
型號(hào)： AD7938BCPZ-6REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/32頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 8CH 625KSPS 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
位數(shù)： 12
采樣率（每秒）： 625k
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 7.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)差分，單極；4 個(gè)偽差分，單極；7 偽差分，單極
配用： EVAL-AD7938CBZ-ND - EVAL BOARD FOR AD7938
AD7938-6
Data Sheet
Rev. C | Page 16 of 32
CIRCUIT INFORMATION
The AD7938-6 is a fast, 8-channel, 12-bit, single-supply,
successive approximation analog-to-digital converter. The part
can operate from a 2.7 V to 5.25 V power supply and features
throughput rates up to 625 kSPS.
The AD7938-6 provides the user with an on-chip track-and-hold,
an accurate internal reference, an analog-to-digital converter, and
a parallel interface housed in a 32-lead LFCSP or TQFP package.
The AD7938-6 has eight analog input channels that can be
configured to be eight single-ended inputs, four fully differential
pairs, four pseudo differential pairs, or seven pseudo differential
inputs with respect to one common input. There is an on-chip
user-programmable channel sequencer that allows the user to select
a sequence of channels through which the ADC can progress and
cycle with each consecutive falling edge of CONVST.
The analog input range for the AD7938-6 is 0 V to VREF or 0 V to
2 × VREF depending on the status of the RANGE bit in the control
register. The output coding of the ADC can be either straight
binary or twos complement, depending on the status of the
CODING bit in the control register.
The AD7938-6 provides flexible power management options to
allow the user to achieve the best power performance for a given
throughput rate. These options are selected by programming the
power management bits, PM1 and PM0, in the control register.
CONVERTER OPERATION
The AD7938-6 is a successive approximation ADC based
around two capacitive digital-to-analog converters. Figure 14
and Figure 15 show simplified schematics of the ADC in
acquisition and conversion phase, respectively. The ADC
comprises control logic, an SAR, and two capacitive digital-to-
analog converters. Both figures show the operation of the ADC
in differential/pseudo differential mode. Single-ended mode
operation is similar but VIN is internally tied to AGND. In
acquisition phase, SW3 is closed, SW1 and SW2 are in Position
A, the comparator is held in a balanced condition and the
sampling capacitor arrays acquire the differential signal on the
input.
04
75
1-
02
3
VIN+
VIN–
A
B
SW1
SW3
COMPARATOR
CONTROL
LOGIC
CAPACITIVE
DAC
CAPACITIVE
DAC
CS
VREF
SW2
B
A
Figure 14. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 15), SW3 opens
and SW1 and SW2 move to Position B, causing the comparator
to become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and the charge
redistribution DACs are used to add and subtract fixed amounts
of charge from the sampling capacitor arrays to bring the
comparator back into a balanced condition. When the comparator
is rebalanced, the conversion is complete. The control logic
generates the output code of the ADC. The output impedances
of the sources driving the VIN+ and the VIN pins must match;
otherwise, the two inputs have different settling times, resulting
in errors.
04
75
1-
02
4
VIN+
VIN–
A
B
SW1
SW3
COMPARATOR
CONTROL
LOGIC
CAPACITIVE
DAC
CS
VREF
SW2
B
A
CAPACITIVE
DAC
Figure 15. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding for the AD7938-6 is either straight binary or
twos complement, depending on the status of the CODING bit
in the control register. The designed code transitions occur at
successive LSB values (that is, 1 LSB, 2 LSBs, and so on) and the
LSB size is VREF/4096. The ideal transfer characteristics of the
AD7938-6 for both straight binary and twos complement
output coding are shown in Figure 16 and Figure 17,
respectively.
04
75
1-
02
5
000...000
111...111
1 LSB = VREF/4096
1 LSB
+VREF – 1 LSB
ANALOG INPUT
A
D
C
CO
DE
0V
NOTE: VREF IS EITHER VREF OR 2 × VREF
000...001
000...010
111...110
111...000
011...111
Figure 16. AD7938-6 Ideal Transfer Characteristic
with Straight Binary Output Coding
相關(guān)PDF資料
PDF描述
LTC2355CMSE-12#TRPBF IC ADC 12BIT 3.5MSPS 10-MSOP
LTC2356CMSE-12#TRPBF IC ADC 12BIT 3.5MSPS 10-MSOP
AD7887BR-REEL7 IC ADC 12BIT 2CH SRL 8-SOIC
MS27497T18A32P CONN RCPT 32POS WALL MNT W/PINS
AD7887BR-REEL IC ADC 12BIT 2CH SRL 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7938BCPZ-REEL7 功能描述:IC ADC 12BIT 8CH 1.5MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7938BSU 制造商:Analog Devices 功能描述:
AD7938BSU-6 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin TQFP
AD7938BSU-6REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
AD7938BSU-6REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin TQFP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*