- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352487 > AD7942BCPRL7 (ANALOG DEVICES INC) 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7942BCPRL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| 中文描述： | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, DSO10 |
| 封裝： | 3 X 3 MM, QFN-10 |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 633K |
| 代理商： | AD7942BCPRL7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7942
Preliminary Technical Data
Rev Pr B | Page 24 of 28
Chain Mode with BUSY Indicator
This mode can also be used to daisy chain multiple AD7942s on
a 3-wire serial interface while providing a BUSY indicator. This
feature is useful for reducing component count and wiring
connections, e.g., in isolated multiconverter applications or for
systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using three AD7942s is shown
in Figure 39 and the corresponding timing is given in Figure 40.
When SDI and CNV are low, SDO is driven low. With SCK high,
a rising edge on CNV initiates a conversion, selects the chain
mode, and enables the BUSY indicator feature. In this mode,
CNV is held high during the conversion phase and the
subsequent data readback. When all ADCs in the chain have
completed their conversions, the nearend ADC ( ADC C in
Figure 39) SDO will be driven high. This transition on SDO can
be used as a BUSY indicator to trigger the data readback
controlled by the digital host. The AD7942 then enters the
acquisition phase and powers down. The data bits stored in the
internal shift register are then clocked out, MSB first, by
subsequent SCK falling edges. For each ADC, SDI feeds the
input of the internal shift register and is clocked by the SCK
falling edge. Each ADC in the chain outputs its data MSB first,
and 14 × N + 1 clocks are required to readback the N ADCs.
Although the rising edge can be used to capture the data, a
digital host also using the SCK falling edge will allow a faster
reading rate and, consequently more AD7942s in the chain,
provided the digital host has an acceptable hold time. For
instance, with a 5 ns digital host set-up time and 3 V interface,
up to six AD7942s running at a conversion rate of 250 kSPS can
be daisy-chained to a single 3-wire port.
CNV
SCK
SDO
SDI
CLK
CONVERT
DATA IN
IRQ
DIGITAL HOST
AD7942
C
CNV
SCK
SDO
SDI
AD7942
B
CNV
SCK
SDO
SDI
AD7942
A
Figure 39. Chain Mode with BUSY Indicator Connection Diagram
04656-P
rC-018
SDOA = SDIB
DA13 DA12 DA11
SCK
12
3
35
41
42
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV = SDIA
DA1
413
tSCK
tSCKH
tSCKL
DA0
15
31
13
SDOB = SDIC
DB13 DB12 DB11
DA1
DB1DB0DA13 DA12
43
tSSDISCK
tHSDISC
tHSDO
tDSDO
SDOC
DC13 DC12 DC11
DA1DA0
DC1DC0DA12
17
27
28
16
29
DB1DB0DA13
DB13 DB12
tDSDOSDI
tSSCKCNV
tHSCKCNV
DA0
Figure 40. Chain Mode with BUSY Indicator Serial Interface Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7946BCPWP | 14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| AD7942BCPWP | 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| AD574AJE | Complete 12-Bit A/D Converter |
| AD574AJN | Complete 12-Bit A/D Converter |
| AD574AKD | Complete 12-Bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7942BCPWP | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| AD7942BCPZRL | 功能描述:IC ADC 14BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7942BCPZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7942BCPZRL7 | 功能描述:IC ADC 14BIT 250KSPS 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7942BCPZRL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。