參數(shù)資料
型號: AD7946BCPWP
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN
中文描述: 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO10
封裝: 3 X 3 MM, QFN-10
文件頁數(shù): 14/27頁
文件大?。?/td> 301K
代理商: AD7946BCPWP
Preliminary Technical Data
AD7946
Rev Pr D | Page 21 of 27
CS Mode 4-Wire with BUSY Indicator
This mode is usually used when a single AD7946 is connected
to an SPI compatible digital host, which has an interrupt input,
and it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the data
reading. This requirement is particularly important in
applications where low jitter on CNV is desired.
The connection diagram is shown in Figure 35 and the
corresponding timing is given in Figure 36.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time and held low until the maximum conversion time to
guarantee the generation of the BUSY signal indicator. When
the conversion is complete, SDO goes from high impedance to
low. With a pull-up on the SDO line, this transition can be used
as an interrupt signal to initiate the data readback controlled by
the digital host. The AD7946 then enters the acquisition phase
and powers down. The data bits are then clocked out, MSB first,
by subsequent SCK driving edges. The data is valid on both
SCK edges. Although the rising edge can be used to capture the
data, a digital host also using the SCK falling edge will allow a
faster reading rate provided it has an acceptable hold time. After
the optional 15th SCK falling edge, or SDI going high,
whichever is earlier, the SDO returns to high impedance.
CNV
SCK
SDO
SDI
DATA IN
IRQ
CLK
CONVERT
CS1
VIO
DIGITAL HOST
AD7946
47k
Figure 35. CS Mode 4-Wire with BUSY Indicator Connection Diagram
04656-P
rC-014
SDO
D13
D12
D1
D0
tDIS
SCK
1
2
3
13
14
15
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI
CNV
tSSDICNV
tHSDICNV
Figure 36. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing
相關(guān)PDF資料
PDF描述
AD7942BCPWP 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN
AD574AJE Complete 12-Bit A/D Converter
AD574AJN Complete 12-Bit A/D Converter
AD574AKD Complete 12-Bit A/D Converter
AD574AKE Complete 12-Bit A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7946BCPZRL 功能描述:IC ADC 14BIT 500KSPS 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7946BCPZRL7 功能描述:IC ADC 14BIT 500KSPS 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7946BRM 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD7946BRMRL7 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN
AD7946BRM-RL7 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 14-bit Serial 10-Pin MSOP T/R