參數資料
| 型號： | AD7980ARMZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 8/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | ADC 16BIT 1MSPS LP 10-MSOP |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| 位數： | 16 |
| 采樣率（每秒）： | 1M |
| 數據接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 10mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸入數目和類型： | 1 個偽差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7980
Data Sheet
Rev. C | Page 16 of 28
VOLTAGE REFERENCE INPUT
The AD7980 voltage reference input, REF, has a dynamic input
impedance and should therefore be driven by a low impedance
source with efficient decoupling between the REF and GND
pins, as explained in the Layout section.
When REF is driven by a very low impedance source, for example,
chip capacitor is appropriate for optimum performance.
If an unbuffered reference voltage is used, the decoupling value
depends on the reference used. For instance, a 22 F (X5R,
1206 size) ceramic chip capacitor is appropriate for optimum
performance using a low temperature drift ADR43x reference.
If desired, a reference-decoupling capacitor value as small as
2.2 F can be used with a minimal impact on performance,
especially DNL.
Regardless, there is no need for an additional lower value ceramic
decoupling capacitor (for example, 100 nF) between the REF
and GND pins.
POWER SUPPLY
The AD7980 uses two power supply pins: a core supply, VDD, and
a digital input/output interface supply, VIO. VIO allows direct
interface with any logic between 1.8 V and 5.0 V. To reduce the
number of supplies needed, VIO and VDD can be tied together.
The AD7980 is independent of power supply sequencing between
VIO and VDD. Additionally, it is very insensitive to power supply
variations over a wide frequency range, as shown in Figure 29.
80
55
1
1000
06392-
062
FREQUENCY (kHz)
P
S
RR
(
d
B)
10
100
75
70
65
60
Figure 29. PSRR vs. Frequency
To ensure optimum performance, VDD should be roughly half
of REF, the voltage reference input. For example, if REF is 5.0 V,
VDD should be set to 2.5 V (±5%).
The AD7980 powers down automatically at the end of each
conversion phase and, therefore, the power scales linearly with
the sampling rate. This makes the part ideal for low sampling
rate (even of a few Hz) and low battery-powered applications.
06392-
055
10.000
1.000
0.100
0.010
0.001
O
PER
A
T
ING
CURRE
NT
S
(
mA)
100000
SAMPLING RATE (SPS)
10000
1000000
IVDD
IVIO
IREF
Figure 30. Operating Currents vs. Sampling Rate
DIGITAL INTERFACE
Though the AD7980 has a reduced number of pins, it offers
flexibility in its serial interface modes.
The AD7980, when in CS mode, is compatible with SPI, QSPI,
and digital hosts. This interface can use either a 3-wire or 4-wire
interface. A 3-wire interface using the CNV, SCK, and SDO
signals minimizes wiring connections useful, for instance, in
isolated applications. A 4-wire interface using the SDI, CNV,
SCK, and SDO signals allows CNV, which initiates the
conversions, to be independent of the readback timing (SDI).
This is useful in low jitter sampling or simultaneous sampling
applications.
The AD7980, when in chain mode, provides a daisy-chain
feature using the SDI input for cascading multiple ADCs on a
single data line similar to a shift register.
The mode in which the part operates depends on the SDI level
when the CNV rising edge occurs. The CS mode is selected if
SDI is high, and the chain mode is selected if SDI is low. The
SDI hold time is such that when SDI and CNV are connected
together, the chain mode is selected.
In either mode, the AD7980 offers the flexibility to optionally
force a start bit in front of the data bits. This start bit can be
used as a busy signal indicator to interrupt the digital host and
trigger the data reading. Otherwise, without a busy indicator,
the user must time out the maximum conversion time prior to
readback.
The busy indicator feature is enabled
In the CS mode if CNV or SDI is low when the ADC
conversion ends (see Figure 34 and Figure 38).
In the chain mode if SCK is high during the CNV rising edge
相關PDF資料 |
PDF描述 |
|---|---|
| AD7982BCPZ-RL | IC ADC 18BIT 1MSPS PULSAR 10LFCS |
| AD7983BCPZ-RL7 | IC ADC 16BIT 1.33MSPS 10LFCSP |
| AD7984BCPZ-RL7 | IC ADC 18BIT 1.33MSPS 10LFCSP |
| AD7985BCPZ-RL7 | IC ADC 16B 2.5MSPS PULSR 20LFCSP |
| AD7986BCPZ-RL7 | IC ADC 18BIT 2MSPS SAR 20LFCSP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7980ARMZ | 制造商:Analog Devices 功能描述:; Leaded Process Compatible:Yes; Peak Re |
| AD7980ARMZRL7 | 功能描述:ADC 16BIT 1MSPS 2.5LSB 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7980ARMZ-RL7 | 制造商:Analog Devices 功能描述:- Tape and Reel |
| AD7980BCPZ-R2 | 制造商:Analog Devices 功能描述:- Tape and Reel |
| AD7980BCPZ-RL | 功能描述:IC ADC 16BIT 1MSPS SAR 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯(lián) 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。