- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄6051 > AD8032ARZ (Analog Devices Inc)IC OPAMP VF R-R DUAL LP 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8032ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP VF R-R DUAL LP 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 放大器類(lèi)型： | 電壓反饋 |
| 電路數(shù)： | 2 |
| 輸出類(lèi)型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 35 V/µs |
| -3db帶寬： | 80MHz |
| 電流 - 輸入偏壓： | 450nA |
| 電壓 - 輸入偏移： | 1000µV |
| 電流 - 電源： | 900µA |
| 電流 - 輸出 / 通道： | 15mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 12 V，±1.35 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 769 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Data Sheet
AD8031/AD8032
Rev. G | Page 13 of 20
THEORY OF OPERATION
The AD8031/AD8032 are single and dual versions of high
speed, low power, voltage feedback amplifiers featuring an
innovative architecture that maximizes the dynamic range
capability on the inputs and outputs. The linear input common-
mode range exceeds either supply voltage by 200 mV, and the
amplifiers show no phase reversal up to 500 mV beyond supply.
The output swings to within 20 mV of either supply when
driving a light load; 300 mV when driving up to 5 mA.
Fabricated on Analog Devices, Inc. eXtra Fast Complementary
Bipolar (XFCB) process, the amplifier provides an impressive
80 MHz bandwidth when used as a follower and a 30 V/s slew
rate at only 800 A supply current. Careful design allows the
amplifier to operate with a supply voltage as low as 2.7 V.
INPUT STAGE OPERATION
A simplified schematic of the input stage appears in Figure 43.
For common-mode voltages up to 1.1 V within the positive
supply (0 V to 3.9 V on a single 5 V supply), tail current I2
flows through the PNP differential pair, Q13 and Q17. Q5 is cut
off; no bias current is routed to the parallel NPN differential
pair, Q2 and Q3. As the common-mode voltage is driven within
1.1 V of the positive supply, Q5 turns on and routes the tail
current away from the PNP pair and to the NPN pair. During
this transition region, the input current of the amplifier changes
magnitude and direction. Reusing the same tail current ensures
that the input stage has the same transconductance, which
determines the gain and bandwidth of the amplifier, in both
regions of operation.
Switching to the NPN pair as the common-mode voltage is
driven beyond 1 V within the positive supply allows the amplifier
to provide useful operation for signals at either end of the
supply voltage range and eliminates the possibility of phase
reversal for input signals up to 500 mV beyond either power
supply. Offset voltage also changes to reflect the offset of the
input pair in control. The transition region is small, approximately
180 mV. These sudden changes in the dc parameters of the
input stage can produce glitches that adversely affect distortion.
OVERDRIVING THE INPUT STAGE
Sustained input differential voltages greater than 3.4 V should
be avoided as the input transistors can be damaged. Input clamp
diodes are recommended if the possibility of this condition
exists.
The voltages at the collectors of the input pairs are set to
200 mV from the power supply rails. This allows the amplifier
to remain in linear operation for input voltages up to 500 mV
beyond the supply voltages. Driving the input common-mode
voltage beyond that point will forward bias the collector junction of
the input transistor, resulting in phase reversal. Sustaining this
condition for any length of time should be avoided because it is
easy to exceed the maximum allowed input differential voltage
when the amplifier is in phase reversal.
Q3
Q2
Q13
Q17
Q6
Q8
Q10
4
Q14
4
1
Q7
Q15
1
Q11
4
1
4
Q16
Q18
Q4
VCC
VIN
VIP
Q5
Q9
VEE
OUTPUT STAGE,
COMMON-MODE
FEEDBACK
R4
2k
R2
2k
R1
2k
I3
25A
I4
25A
R3
2k
I1
5A
I2
90A
1.1V
R5
50k
R6
850
R7
850
R8
850
R9
850
01056-
043
Figure 43. Simplified Schematic of AD8031 Input Stage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8032ARMZ | IC OPAMP VF R-R DUAL LP 8MSOP |
| 929835-01-20-RK | CONN HEADER .100 SNGL R/A 20POS |
| 929834-04-11-RK | CONN HEADER .100 SNGL STR 11POS |
| LTC6079CDHC#PBF | IC OP AMP QUAD R-R I/O 16DFN |
| 98423-G61-06LF | CONN HEADER 12POS 2MM R/A DL PCB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8032ARZ | 制造商:Analog Devices 功能描述:IC OP-AMP 80MHZ 30V/S SOIC-8 |
| AD8032ARZ-REEL | 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:LinCMOS™ 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.05 V/µs 增益帶寬積:110kHz -3db帶寬:- 電流 - 輸入偏壓:0.7pA 電壓 - 輸入偏移:210µV 電流 - 電源:57µA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):3 V ~ 16 V，±1.5 V ~ 8 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 產(chǎn)品目錄頁(yè)面:865 (CN2011-ZH PDF) 其它名稱(chēng):296-1834296-1834-5 |
| AD8032ARZ-REEL7 | 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:LinCMOS™ 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.05 V/µs 增益帶寬積:110kHz -3db帶寬:- 電流 - 輸入偏壓:0.7pA 電壓 - 輸入偏移:210µV 電流 - 電源:57µA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):3 V ~ 16 V，±1.5 V ~ 8 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 產(chǎn)品目錄頁(yè)面:865 (CN2011-ZH PDF) 其它名稱(chēng):296-1834296-1834-5 |
| AD8032B | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.7 V, 800 uA, 80 MHz Rail-to-Rail I/O Amplifiers |
| AD8032BN | 制造商:Analog Devices 功能描述:OP Amp Dual Volt Fdbk R-R I/O 制造商:Rochester Electronics LLC 功能描述:PDIP DUAL LOW POWER OP AMP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。