- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373932 > AD8045ACPZ-REEL (ANALOG DEVICES INC) 3 nV/Hz Ultralow Distortion, High Speed Op Amp PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8045ACPZ-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | 3 nV/Hz Ultralow Distortion, High Speed Op Amp |
| 中文描述： | OP-AMP, 1000 uV OFFSET-MAX, DSO8 |
| 封裝： | 3 X 3 MM, LEAD FREE, CSP-8 |
| 文件頁(yè)數(shù)： | 5/24頁(yè) |
| 文件大?。?/td> | 474K |
| 代理商： | AD8045ACPZ-REEL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD8045
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
Supply Voltage
Power Dissipation
Common-Mode Input Voltage
Differential Input Voltage
Exposed Paddle Voltage
Storage Temperature
Operating Temperature Range
Lead Temperature Range
(Soldering 10 sec)
Junction Temperature
Rev. A | Page 5 of 24
Rating
12.6 V
See Figure 4
V
S
0.7 V to +V
S
+ 0.7 V
±
V
S
V
S
65°C to +125°C
40°C to +125°C
300°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θ
JA
is specified for the worst-case conditions, i.e., θ
JA
is specified
for device soldered in circuit board for surface-mount packages.
Table 4. Thermal Resistance
Package Type
θ
JA
SOIC
80
LFCSP
93
θ
JC
30
35
Unit
°C/W
°C/W
Maximum Power Dissipation
The maximum safe power dissipation for the AD8045 is limited
by the associated rise in junction temperature (T
J
) on the die. At
approximately 150
°
C, which is the glass transition temperature,
the properties of the plastic change. Even temporarily exceeding
this temperature limit may change the stresses that the package
exerts on the die, permanently shifting the parametric perform-
ance of the AD8045. Exceeding a junction temperature of
175
°
C for an extended period of time can result in changes in
silicon devices, potentially causing degradation or loss of
functionality.
The power dissipated in the package (P
D
) is the sum of the qui-
escent power dissipation and the power dissipated in the die
due to the AD8045 drive at the output. The quiescent power is
the voltage between the supply pins (V
S
) times the quiescent
current (I
S
).
P
D
=
Quiescent Power
+ (
Total Drive Power
–
Load Power
)
(
)
L
2
OUT
R
L
OUT
R
S
S
S
D
V
–
V
2
V
I
V
P
×
+
×
=
RMS output voltages should be considered. If
R
L
is referenced to
V
S
, as in single-supply operation, the total drive power is
V
S
×
I
OUT
. If the rms signal levels are indeterminate, consider the
worst case, when
V
OUT
=
V
S
/4 for
R
L
to midsupply.
(
)
S
S
S
D
R
(
)
L
/
V
I
V
P
2
4
+
×
=
In single-supply operation with
R
L
referenced to
V
S
, worst case
is
V
OUT
=
V
S
/2.
Airflow increases heat dissipation, effectively reducing θ
JA
.
Also, more metal directly in contact with the package leads and
exposed paddle from metal traces, through holes, ground, and
power planes reduce θ
JA
.
Figure 4 shows the maximum safe power dissipation in the
package versus the ambient temperature for the exposed paddle
SOIC (80°C/W) and LFCSP (93°C/W) package on a JEDEC
standard 4-layer board. θ
JA
values are approximations.
0
AMBIENT TEMPERATURE (°C)
120
–40
–20
0
20
40
60
80
100
M
0.0
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
LFCSP
SOIC
Figure 4. Maximum Power Dissipation vs. Temperature for a 4-Layer Board
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate
on the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy elec-
trostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation
and loss of functionality.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8045ACPZ-REEL7 | 3 nV/Hz Ultralow Distortion, High Speed Op Amp |
| AD8045ARD | 3 nV/Hz Ultralow Distortion, High Speed Op Amp |
| AD8045ARD-REEL | 3 nV/Hz Ultralow Distortion, High Speed Op Amp |
| AD8045ARD-REEL7 | 3 nV/Hz Ultralow Distortion, High Speed Op Amp |
| AD8045ARDZ | 3 nV/Hz Ultralow Distortion, High Speed Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8045ACPZ-REEL7 | 功能描述:IC OPAMP VF ULDIST LN 8LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD8045AR | 制造商:Analog Devices 功能描述:ULTRA-LOW DISTORTION HIGH SPEED AMPLIFIER - Bulk |
| AD8045ARD | 制造商:Analog Devices 功能描述:OP Amp Single Volt Fdbk 制造商:Analog Devices 功能描述:IC OP-AMP HIGH SPEED |
| AD8045ARD-EBZ | 功能描述:BOARD EVAL FOR AD8045ARD RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8045ARD-REEL | 制造商:Analog Devices 功能描述:OP Amp Single Volt Fdbk 制造商:Analog Devices 功能描述:OP AMP SGL VOLT FDBK 6V/12V 8SOIC N EP - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。