- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6061 > AD8062ARZ (Analog Devices Inc)IC OPAMP VF R-R DUAL LP 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8062ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 8/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP VF R-R DUAL LP 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 放大器類型： | 電壓反饋 |
| 電路數(shù)： | 2 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 650 V/µs |
| -3db帶寬： | 320MHz |
| 電流 - 輸入偏壓： | 3.5µA |
| 電壓 - 輸入偏移： | 1000µV |
| 電流 - 電源： | 6.8mA |
| 電流 - 輸出 / 通道： | 50mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 8 V，±1.35 V ~ 4 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 770 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD8061/AD8062/AD8063
Data Sheet
Rev. J | Page 16 of 20
CAPACITIVE LOAD DRIVE
The AD8061/AD8062/AD8063 family is optimized for
bandwidth and speed, not for driving capacitive loads. Output
capacitance creates a pole in the amplifier’s feedback path,
leading to excessive peaking and potential oscillation. If dealing
with load capacitance is a requirement of the application, the
two strategies to consider are as follows:
Use a small resistor in series with the amplifier’s output and the
load capacitance.
Reduce the bandwidth of the amplifier’s feedback loop by
increasing the overall noise gain.
Figure 50 shows a unity-gain follower using the series resistor
strategy. The resistor isolates the output from the capacitance
and, more importantly, creates a zero in the feedback path that
compensates for the pole created by the output capacitance.
AD8061
VO
RSERIES
CLOAD
VIN
01065-
050
Figure 50. Series Resistor Isolating Capacitive Load
Voltage feedback amplifiers like those in the AD8061/AD8062/
AD8063 family are able to drive more capacitive load without
excessive peaking when used in higher gain configurations
because the increased noise gain reduces the bandwidth of the
overall feedback loop. Figure 51 plots the capacitance that
produces 30% overshoot vs. noise gain for a typical amplifier.
CLOSED-LOOP GAIN
10k
1k
10
1
5
2
CA
P
A
C
ITIV
E
LOA
D
(
pF)
100
3
4
RS = 0
RS = 4.7
01065-
051
Figure 51. Capacitive Load vs. Closed-Loop Gain
DISABLE OPERATION
The internal circuit for the AD8063 disable function is shown
in Figure 52. When the DISABLE node is pulled below 2 V
from the positive supply, the supply current decreases from
typically 6.5 mA to under 400 A, and the AD8063 output
enters a high impedance state. If the DISABLE node is not
connected and allowed to float, the AD8063 stays biased at
full power.
VCC
DISABLE
TO AMPLIFIER
BIAS
VEE
2V
01065-
052
Figure 52. Disable Circuit of the AD8063
Figure 34 shows the AD8063 supply current vs. DISABLE
voltage. Figure 35 plots the output seen when the AD8063 input
is driven with a 10 MHz sine wave, and DISABLE is toggled
from 0 V to 5 V, illustrating the part’s turn-on and turn-off
time. Figure 33 shows the input/output isolation response with
the AD8063 shut off.
BOARD LAYOUT CONSIDERATIONS
Maintaining the high speed performance of the AD8061/AD8062/
AD8063 family requires the use of high speed board layout
techniques and low parasitic components.
The PCB should have a ground plane covering unused portions
of the component side of the board to provide a low impedance
path. Remove the ground plane near the package to reduce
parasitic capacitance.
Proper bypassing is critical. Use a ceramic 0.1 F chip capacitor
to bypass both supplies. Locate the chip capacitor within 3 mm
of each power pin. Additionally, connect in parallel a 4.7 F to
10 F tantalum electrolytic capacitor to provide charge for fast,
large signal changes at the output.
Minimizing parasitic capacitance at the amplifier’s inverting
input pin is very important. Locate the feedback resistor close to
the inverting input pin. The value of the feedback resistor may
come into play—for instance, 1 k interacting with 1 pF of
parasitic capacitance creates a pole at 159 MHz. Use stripline
design techniques for signal traces longer than 25 mm. Design
them with either 50 or 75 characteristic impedance and
proper termination at each end.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2410RL-04W-B59-C00 | FAN DC AXIAL 60X25 12V LOCK RTR |
| AD8052ARMZ | IC OPAMP VF R-R DUAL LDIST 8MSOP |
| 1608KL-05W-B59-L00 | FAN DC AXIAL 40X20 24V LOCK RTR |
| 1608KL-04W-B59-L00 | FAN DC AXIAL 40X20 12V LOCK RTR |
| AD8052ARZ | IC OPAMP VF R-R DUAL LDIST 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8062ARZ-R7 | 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):2 輸出類型:滿擺幅 轉(zhuǎn)換速率:1.8 V/µs 增益帶寬積:6.5MHz -3db帶寬:4.5MHz 電流 - 輸入偏壓:5nA 電壓 - 輸入偏移:100µV 電流 - 電源:65µA 電流 - 輸出 / 通道:35mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 5.25 V，±0.9 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
| AD8062ARZ-RL | 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):2 輸出類型:滿擺幅 轉(zhuǎn)換速率:1.8 V/µs 增益帶寬積:6.5MHz -3db帶寬:4.5MHz 電流 - 輸入偏壓:5nA 電壓 - 輸入偏移:100µV 電流 - 電源:65µA 電流 - 輸出 / 通道:35mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 5.25 V，±0.9 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
| AD8063AR | 制造商:Analog Devices 功能描述:OP Amp Single Volt Fdbk R-R O/P 8V 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:SOIC SNGL,R-TO-R VLTG-FDBK AMP W/DISABLE - Bulk 制造商:Analog Devices 功能描述:AMP 300MHZ RRO/P SMD 8063 SOIC8 |
| AD8063AR | 制造商:Analog Devices 功能描述:AMPLIFIER ((NW)) |
| AD8063AR-EBZ | 功能描述:BOARD EVAL FOR AD8063AR RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。