gain of the op amp circuit, (R" />
參數(shù)資料
型號(hào)： AD8066AR
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 15/29頁(yè)
文件大?。?/td> 0K
描述： IC OPAMP VF R-R DUAL LN LP 8SOIC
設(shè)計(jì)資源： Precision, Bipolar Configuration for the AD5426/32/43 8-Bit to12-Bit DACs (CN0036)
Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053)
標(biāo)準(zhǔn)包裝： 98
系列： FastFET™
放大器類型： 電壓反饋
電路數(shù)： 2
輸出類型： 滿擺幅
轉(zhuǎn)換速率： 180 V/µs
-3db帶寬： 145MHz
電流 - 輸入偏壓： 3pA
電壓 - 輸入偏移： 400µV
電流 - 電源： 6.6mA
電流 - 輸出 / 通道： 30mA
電壓 - 電源，單路/雙路(±)： 5 V ~ 24 V，±2.5 V ~ 12 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-SOIC（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 8-SO
包裝： 管件
AD8065/AD8066
Rev. J | Page 21 of 28
The closed-loop bandwidth is inversely proportional to the noise
gain of the op amp circuit, (RF + RG )/RG. This simple model is
accurate for noise gains above 2. The actual bandwidth of circuits
with noise gains at or below 2 is higher than those predicted
with this model due to the influence of other poles in the
frequency response of the real op amp.
VO
RF
A
RG
VI
Ib–
RS
Ib+
+VOS –
02916-E
-054
Figure 54. Voltage Feedback Amplifier DC Errors
Figure 54 shows a voltage feedback amplifier’s dc errors. For
both inverting and noninverting configurations
()
+
×
+
×
=
+
G
F
G
OS
F
b
G
F
G
S
b
O
R
V
R
I
R
I
error
V
The voltage error due to Ib+ and Ib– is minimized if RS = RF || RG
(though with the AD8065 input currents at typically less than
20 pA over temperature, this is likely not a concern). To include
common-mode and power supply rejection effects, total VOS can be
modeled
CMR
V
PSR
V
CM
S
nom
OS
Δ
+
=
nom
OS
V
is the offset voltage specified at nominal conditions,
ΔVS is the change in power supply from nominal conditions,
PSR is the power supply rejection, ΔVCM is the change in common-
mode voltage from nominal conditions, and CMR is the common-
mode rejection.
WIDEBAND OPERATION
Figure 42 through Figure 44 show the circuits used for wideband
characterization for gains of +1, +2, and 1. Source impedance at
the summing junction (RF || RG) forms a pole in the amplifier’s loop
response with the amplifier’s input capacitance of 6.6 pF. This
can cause peaking and ringing if the time constant formed is too
low. Feedback resistances of 300 Ω to 1 kΩ are recommended,
because they do not unduly load down the amplifier, and the
time constant formed will not be too low. Peaking in the
frequency response can be compensated for with a small
capacitor (CF) in parallel with the feedback resistor, as
illustrated in Figure 12. This shows the effect of different
feedback capacitances on the peaking and bandwidth for a
noninverting G = +2 amplifier.
For the best settling times and the best distortion, the impedances
at the AD8065/AD8066 input terminals should be matched. This
minimizes nonlinear common-mode capacitive effects that can
degrade ac performance.
Actual distortion performance depends on a number of
variables:
The closed-loop gain of the application
Whether it is inverting or noninverting
Amplifier loading
Signal frequency and amplitude
Board layout
Also see Figure 16 to Figure 20. The lowest distortion is obtained
with the AD8065 used in low gain inverting applications,
because this eliminates common-mode effects. Higher closed-
loop gains result in worse distortion performance.
INPUT PROTECTION
The inputs of the AD8065/AD8066 are protected with back-to-
back diodes between the input terminals as well as ESD diodes
to either power supply. This results in an input stage with picoamps
of input current that can withstand up to 1500 V ESD events
(human body model) with no degradation.
Excessive power dissipation through the protection devices
destroys or degrades the performance of the amplifier. Differ-
ential voltages greater than 0.7 V result in an input current of
approximately (|V+ V| 0.7 V)/RI, where RI is the resistance in
series with the inputs.
For input voltages beyond the positive supply, the input current
is approximately (VI VCC 0.7)/RI. Beyond the negative supply,
the input current is about (VI VEE + 0.7)/RI. If the inputs of the
amplifier are to be subjected to sustained differential voltages
greater than 0.7 V, or to input voltages beyond the amplifier
power supply, input current should be limited to 30 mA by an
appropriately sized input resistor (RI), as shown in Figure 55.
RI
VI
VO
AD8065
RI >
(| V+–V– | – 0.7V)
30mA
FOR LARGE | V+ –V– |
RI >
(VI –VEE – 0.7V)
30mA
RI >
(VI –VEE + 0.7V)
30mA
FOR VI BEYOND
SUPPLY VOLTAGES
02916-E
-055
Figure 55. Current-Limiting Resistor
相關(guān)PDF資料
PDF描述
2026-35-C4 GAS DISCHARGE TUBE 3 POLE
7010.9969.63 FUSE 6.3A 125V TIME-LAG PCB SMD
33156 CONN SPAD FLNG 14-16 AWG #8 PIDG
0448001.MR FUSE 1.0A 125V FAST NANO2 SMD
2026-35-C2 GAS DISCHARGE TUBE 3 POLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8066AR-EBZ 功能描述:BOARD EVAL FOR AD8066AR RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
AD8066ARM 功能描述:IC OPAMP VF R-R DUAL LN LP 8MSOP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:FastFET™ 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件
AD8066ARM-EBZ 功能描述:BOARD EVAL FOR AD8066ARM RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
AD8066ARM-REEL 制造商:Analog Devices 功能描述:OP Amp Dual Volt Fdbk R-R O/P ±12V/24V 8-Pin MSOP T/R
AD8066ARM-REEL7 制造商:Analog Devices 功能描述:OP Amp Dual Volt Fdbk R-R O/P ±12V/24V 8-Pin MSOP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*