- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373935 > AD8079 (Analog Devices, Inc.) Dual Low Power,High Speed, Gain = +2.0 & +2.2 Buffer(低功耗，高速，增益為2.0到2.2的雙緩沖器放大器) PDF資料下載
參數(shù)資料
| 型號： | AD8079 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual Low Power,High Speed, Gain = +2.0 & +2.2 Buffer(低功耗，高速，增益為2.0到2.2的雙緩沖器放大器) |
| 中文描述： | 雙低功耗，高速，增益\u003d 2.0 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大小： | 176K |
| 代理商： | AD8079 |
9
REV. A
AD8079
–9–
T he current feedback nature of the op amps, in addition to
enabling the wide bandwidth, provides an output drive of more
than 3 V p-p into a 20
load for each output at 20 MHz. On
the other hand, the voltage feedback nature provides symmetri-
cal high impedance inputs and allows the use of reactive compo-
nents in the feedback network.
T he circuit consists of the two op amps each configured as a
unity gain follower by the 750
feedback resistors between
each op amp’s output and inverting input. T he output of each
op amp has a 750
resistor to the inverting input of the other
op amp. T hus, each output drives the other op amp through a
unity gain inverter configuration. By connecting the two ampli-
fiers as cross-coupled inverters, their outputs are free to be equal
and opposite, assuring zero-output common-mode voltage.
With this circuit configuration, the common-mode signal of the
outputs is reduced. If one output moves slightly higher, the
negative input to the other op amp drives its output to go
slightly lower and thus preserves the symmetry of the comple-
mentary outputs which reduces the common-mode signal.
T he resulting architecture offers several advantages. First, the
gain can be changed by changing a single resistor. Changing
either R
F
or R
G
will change the gain as in an inverting op amp
circuit. For most types of differential circuits, more than one
resistor must be changed to change gain and still maintain good
CMR.
Reactive elements can be used in the feedback network. T his is
in contrast to current feedback amplifiers that restrict the use of
reactive elements in the feedback. T he circuit described requires
about 1.3 pF of capacitance in shunt across R
F
in order to opti-
mize peaking and realize a –3 dB bandwidth of more than
110 MHz.
T he peaking exhibited by the circuit is very sensitive to the
value of this capacitor. Parasitics in the board layout on the or-
der of tenths of picofarads will influence the frequency response
and the value required for the feedback capacitor, so a good lay-
out is essential.
T he shunt capacitor type selection is also critical. Good micro-
wave type chip capacitors with high Q were found to yield best
performance.
FREQUENCY – Hz
0.1M
1G
1M
10M
100M
C
C
= 1.3pF
V
IN
= 10dBm
6
4
2
0
–2
–4
–6
–8
–10
–12
–14
O
OUT+
OUT–
Figure 28. Differential Driver Frequency Response
Layout Considerations
T he specified high speed performance of the AD8079 requires
careful attention to board layout and component selection.
Proper RF design techniques and low parasitic component se-
lection are mandatory.
T he PCB should have a ground plane covering all unused por-
tions of the component side of the board to provide a low im-
pedance ground path. T he ground plane should be removed
from the area near the input pins to reduce stray capacitance.
Chip capacitors should be used for supply bypassing (see Figure
29). One end should be connected to the ground plane and the
other within 1/8 in. of each power pin. An additional large
(4.7
μ
F–10
μ
F) tantalum electrolytic capacitor should be con-
nected in parallel, but not necessarily so close, to supply current
for fast, large-signal changes at the output.
Stripline design techniques should be used for long signal traces
(greater than about 1 in.). T hese should be designed with a
characteristic impedance of 50
or 75
and be properly termi-
nated at each end.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD808-622BRRL7 | Ic = 500 mA; Package: PG-SOT223-4; Polarity: NPN; V<sub>CEO</sub> (max): 60.0 V; P<sub>tot</sub> (max): 2,000.0 mW; h<sub>FE</sub> (min): 100.0 - 250.0; I<sub>C</sub>: 1,000.0 mA; |
| AD808-622BR | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD808-622BRRL | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD808 | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming(具有量化器和時鐘恢復(fù)和數(shù)據(jù)再定時功能的光纖接收器) |
| AD8091ART-R2 | Low Cost, High Speed Rail-to-Rail Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8079AR | 功能描述:IC AMP BUF DUAL LP LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD8079AR-REEL | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V 8-Pin SOIC N T/R |
| AD8079AR-REEL7 | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V 8-Pin SOIC N T/R |
| AD8079ARZ | 功能描述:IC AMP BUF DUAL LP LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD8079ARZ | 制造商:Analog Devices 功能描述:IC HIGH SPEED BUFFER DUAL 260MHZ SOIC8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。