- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5927 > AD8132ARM (Analog Devices Inc)IC AMP DIFF LDIST LP 70MA 8MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8132ARM |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 18/33頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP DIFF LDIST LP 70MA 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 放大器類型： | 差分 |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分 |
| 轉(zhuǎn)換速率： | 1200 V/µs |
| -3db帶寬： | 360MHz |
| 電流 - 輸入偏壓： | 3µA |
| 電壓 - 輸入偏移： | 1000µV |
| 電流 - 電源： | 12mA |
| 電流 - 輸出 / 通道： | 70mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 11 V，±1.35 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
AD8132
Rev. I | Page 24 of 32
When using the AD8132 in gain configurations where β1 ≠ β2,
differential output noise appears due to input-referred voltage
noise in the VOCM circuitry according to the following formula:
In cases where more accurate control of the output common-mode
level is required, it is a best practice that an external source or
resistor divider (with RSOURCE < 10 kΩ) be used. The output
common-mode offset values in the Specifications section assume
the VOCM input is driven by a low impedance voltage source.
+
=
β2
β1
β2
β1
V
NOCM
OND
2
DRIVING A CAPACITIVE LOAD
where:
VOND is the output differential noise.
VNOCM is the input-referred voltage noise on VOCM.
A purely capacitive load can react with the pin and bond wire
inductance of the AD8132, resulting in high frequency ringing
in the pulse response. One way to minimize this effect is to place a
small capacitor across each of the feedback resistors. The added
capacitance must be small to avoid destabilizing the amplifier. An
alternative technique is to place a small resistor in series with
the amplifier outputs, as shown in Figure 60.
CALCULATING INPUT IMPEDANCE OF THE
APPLICATION CIRCUIT
The effective input impedance of a circuit, such as that in Figure 64,
at +DIN and DIN, depends on whether the amplifier is being
driven by a single-ended or differential signal source. For balanced
differential input signals, the input impedance (RIN, dm) between
the inputs (+DIN and DIN) is simply
OPEN-LOOP GAIN AND PHASE
Open-loop gain and phase plots are shown in Figure 65 and
RIN, dm = 2 × RG
–20
–10
0
10
20
30
40
50
60
0.1
1
10
100
1000
FREQUENCY (MHz)
O
P
E
N
-L
OO
P
GA
IN
(d
B
)
RL, dm = 2k
01
035
-08
3
In the case of a single-ended input signal (for example, if DIN
is grounded and the input signal is applied to +DIN), the input
impedance becomes
()
+
×
=
F
G
F
G
dm
IN,
R
2
1
The circuit input impedance is effectively higher than it would
be for a conventional op amp connected as an inverter because
a fraction of the differential output voltage appears at the inputs
as a common-mode signal, partially bootstrapping the voltage
across the input resistor, RG.
Figure 65. Open-Loop Gain vs. Frequency
INPUT COMMON-MODE VOLTAGE RANGE IN
SINGLE-SUPPLY APPLICATIONS
–200
–180
–160
–140
–120
–100
–80
–60
–40
–20
0
20
40
0.1
1
10
100
1000
FREQUENCY (MHz)
O
P
E
N
-L
O
P
HAS
E
(
D
eg
rees)
RL, dm = 2k
01
03
5-
08
4
The AD8132 is optimized for level-shifting, ground-referenced
input signals. For a single-ended input, this implies that the voltage
voltage (at V) of the amplifier is also set to 0 V.
SETTING THE OUTPUT COMMON-MODE VOLTAGE
The VOCM pin of the AD8132 is internally biased at a voltage
approximately equal to the midsupply point (average value of the
voltage on V+ and V). Relying on this internal bias results in an
output common-mode voltage that is within approximately
100 mV of the expected value.
Figure 66. Open-Loop Phase vs. Frequency
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 929665-04-03-I | CONN HEADER .100 DUAL STR 6POS |
| LTC6087HDD#PBF | IC AMP CMOS DUAL R-R 10-DFN |
| 929647-03-26-I | CONN HEADER .100 SNGL STR 26POS |
| PEC31DAFN | CONN HEADER .100 DUAL STR 62POS |
| 929665-09-19-I | CONN HEADER .100 DUAL STR 38POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8132ARM-EBZ | 功能描述:BOARD EVAL FOR AD8132ARM RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8132ARM-REEL | 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single ±5.5V/11V 8-Pin MSOP T/R |
| AD8132ARM-REEL7 | 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single ±5.5V/11V 8-Pin MSOP T/R 制造商:Analog Devices 功能描述:IC AMP DIFFERENTIAL |
| AD8132ARMZ | 功能描述:IC AMP DIFF LDIST LP 70MA 8MSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Differential Circuit Design Techniques for Communication Applications 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:RF/IF 差分 電路數(shù):1 輸出類型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤，CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:551 (CN2011-ZH PDF) 其它名稱:ADL5561ACPZ-R7CT |
| AD8132ARMZ | 制造商:Analog Devices 功能描述:IC - Differential Amplifier 制造商:Analog Devices 功能描述:IC, DIFF AMP, 350MHZ, 1200V/ uS, MSOP-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。