AD8251
Rev. B | Page 16 of 24
THEORY OF OPERATION
10k
10k
10k
10k
REF
OUT
A3
–IN
+IN
WR
2.2k
2.2k
+VS
–VS
+VS
–VS
+VS
–VS
A1
A0
2.2k
DGND
A1
A2
DIGITAL
GAIN
CONTROL
2.2k
+VS
–VS
+VS
–VS
+VS
–VS
+VS
–VS
0
62
87
-0
61
Figure 51. Simplified Schematic
The AD8251 is a monolithic instrumentation amplifier based
on the classic 3-op-amp topology, as shown in
Figure 51. It is
fabricated on the Analog Devices, Inc., proprietary iCMOS
process that provides precision, linear performance, and a
robust digital interface. A parallel interface allows users to
digitally program gains of 1, 2, 4, and 8. Gain control is achieved
by switching resistors in an internal, precision resistor array (as
shown in
Figure 51). Although the AD8251 has a voltage feedback
topology, the gain bandwidth product increases for gains of 1, 2,
and 4 because each gain has its own frequency compensation.
This results in maximum bandwidth at higher gains.
All internal amplifiers employ distortion cancellation circuitry
and achieve high linearity and ultralow THD. Laser trimmed
resistors allow for a maximum gain error of less than 0.03%
for G = 1 and minimum CMRR of 98 dB for G = 8. A pinout
optimized for high CMRR over frequency enables the AD8251
to offer a guaranteed minimum CMRR over frequency of 80 dB
at 50 kHz (G = 1). The balanced input reduces the parasitics
that, in the past, adversely affected CMRR performance.
GAIN SELECTION
Logic low and logic high voltage limits are listed in the
is 5 V; both voltages are measured with respect to DGND. See
Table 2 for the permissible voltage range of DGND. The gain of
the AD8251 can be set using two methods.
Transparent Gain Mode
The easiest way to set the gain is to program it directly via a
logic high or logic low voltage applied to A0 and A1.
Figure 52shows an example of this gain setting method, referred to through-
out the data sheet as transparent gain mode. Tie WR to the negative
supply to engage transparent gain mode. In this mode, any change
in voltage applied to A0 and A1 from logic low to logic high, or
vice versa, immediately results in a gain change.
is the
truth table for transparent gain mode, and
shows the
AD8251 configured in transparent gain mode.
+15V
–15V
A0
A1
WR
+IN
+5V
–IN
10
μF0.1F
10
μF0.1F
G = 8
DGND
REF
AD8251
NOTE:
1. IN TRANSPARENT GAIN MODE, WR IS TIED TO
VS.
THE VOLTAGE LEVELS ON A0 AND A1 DETERMINE
THE GAIN. IN THIS EXAMPLE, BOTH A0 AND A1 ARE
SET TO LOGIC HIGH, RESULTING IN A GAIN OF 8.
0
62
87
-05
1
Figure 52. Transparent Gain Mode, A0 and A1 = High, G = 8