參數(shù)資料
型號: AD8304ARUZ
廠商: Analog Devices Inc
文件頁數(shù): 5/20頁
文件大?。?/td> 0K
描述: IC LOGARITHM CONV 160DB 14-TSSOP
設(shè)計資源: Interfacing ADL5315 to Translinear Logarithmic Amplifier (CN0056)
Interfacing ADL5317 High Side Current Mirror to a Translinear Logarithmic Amplifier in an Avalanche Photodiode Power Detector
標(biāo)準(zhǔn)包裝: 1
類型: 對數(shù)轉(zhuǎn)換器
應(yīng)用: 光纖
安裝類型: 表面貼裝
封裝/外殼: 14-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 14-TSSOP
包裝: 管件
產(chǎn)品目錄頁面: 550 (CN2011-ZH PDF)
REV. A
AD8304
–13–
The use of a capacitor at the VLOG Pin to create a single-pole
filter has already been mentioned. The small added cost of the few
external components needed to realize a multipole filter is often
justified in a high performance measurement system. Figure 8
shows a Sallen-Key filter structure. Here, the resistor needed at
the front of the network is provided entirely by the accurate 5 k
present at the VLOG output; RB will have a similar value. The corner
frequency and Q (damping factor) are determined by the capacitors
CA and CB and the gain G = (RA + RB)/RB. A suggested starting
point for choosing these components using various gains is pro-
vided in Table IV; the values shown are for a 1 kHz corner (also
see TPC 12). This frequency can be increased or decreased by
scaling the capacitor values. Note that RD, G, and the capacitor ratio
CA/CB should not deviate from the suggested values to maintain the
shape of the ac amplitude response and pulse overshoot provided
by the values shown in this table. In all cases, the roll-off rate above
the corner is 40 dB/dec.
6
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
NC
R1
750k
10nF
C1
1nF
13
RA
VP
VOUT
NC = NO CONNECT
CA
RD
RB
CB
Figure 8. Two-Pole Low-Pass Filter
Table IV. Two-Pole Filter Parameters for 1 kHz Cutoff
Frequency
*
RA
RB
VY
RD
CA
CB
(k )(k )G
(V/decade)
(k )
(nF)
0
open
1
0.2
11.3
12
10
2
0.4
6.02
33
22
12
8
2.5
0.5
12.1
33
18
24
6
5
1.0
10.0
33
18
The corner frequency can be adjusted by scaling capacitors CA and CB. For
example, to reduce the corner frequency to 100 Hz, raise the values of C A and
CB by 10
.
*See TPC 12.
Operation in Comparator Modes
In certain applications, the need may arise to generate a logical
output when the input current has reached a certain value. This
can be easily addressed by using a fraction of the voltage refer-
ence to provide the setpoint (threshold) and using the buffer
without feedback in a comparator mode, as illustrated in Figure 9.
Since VLOG runs from ground up to 1.6 V maximum, the 2 V
reference is more than adequate to cover the full dynamic range
of IPD. Note that the threshold for an increasing IPD is unchanged,
while the release point for decreasing currents is 5 dB below
this. Raising RH to 5 M
reduces the hysteresis to 0.5 dB, or it
may be increased using a lower value for RH.
6
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
NC
R1
750
10nF
C1
1nF
13
VP
NC = NO CONNECT
RH
RG
RA
VOUT
Figure 9. Using the Buffer as a Comparator
Using a Negative Supply
Most applications of the AD8304 will require only a single supply
of 3.0 V to 5.5 V. However, to provide further versatility, dual
supplies may be employed, as illustrated in Figure 10.
The use of a negative supply, VN, allows the summing node to
be placed exactly at ground level, because the input transistor
(Q1 in Figure 1) will have a negative bias on its emitter. VN may
be as small as –0.5 V, making the VCE the same as for the default
case. This bias need not be accurate, and a poorly defined source
can be used.
A larger supply of up to –5V may be used. The effect on scaling
is minor. It merely moves the intercept by ~0.01 dB/V. Accord-
ingly, an uncertainty of 0.2 V in VN would result in a negligible
error of 0.002 dB. The slope is unaffected by VN. The log lin-
earity will be degraded at the extremes of the dynamic range as
indicated in Figure 11. The bias current, buffer output (and its
load) current, and the full IPD all have to be absorbed by this
negative supply, and its supply capacity must be ensured for the
maximum current condition.
6
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
NC
R1
750
C1
1nF
13
VP
NC = NO CONNECT
RB
RA
VOUT
VN (–0.5V TO –3V)
Figure 10. Using a Negative Supply
With the summing node at ground, the AD8304 may now be used
as a voltage-input log amp, simply by inserting a suitably scaled
resistor from the voltage source to the INPT Pin. The logarith-
mic accuracy for small voltages is limited by the offset of the JFET
op amp, appearing between this pin and VSUM.
The use of a negative supply also allows the output to swing below
ground, thereby allowing the intercept to correspond to a midrange
value of IPD. However, the voltage VLOG remains referenced to the
相關(guān)PDF資料
PDF描述
VE-27P-MW-B1 CONVERTER MOD DC/DC 13.8V 100W
MAX4375HEUB+ IC AMP CURRENT SENSE 10-UMAX
VI-J3P-MW-S CONVERTER MOD DC/DC 13.8V 100W
MAX4375TEUB+ IC AMP CURRENT SENSE 10-UMAX
VE-25T-MW-B1 CONVERTER MOD DC/DC 6.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8304ARUZ 制造商:Analog Devices 功能描述:Logarithmic Amplifier IC
AD8304ARUZ-RL7 功能描述:IC LOGARITHM CONV 160DB 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP(5x5) 包裝:托盤
AD8304-EVAL 制造商:Analog Devices 功能描述:LTSSOP 160DB-RANGE LOGARITHMIC CONVERTER - Bulk
AD8304-EVALZ 制造商:Analog Devices 功能描述:Evaluation Kit For 160 DB Range Logarithmic Converter 制造商:Analog Devices 功能描述:EVAL KIT FOR 160 DB RANGE (100 PA -10 MA) LOGARITHMIC CNVRTR - Bulk 制造商:Analog Devices 功能描述:EVAL LOGARITHMIC DECTECTOR AD8304
AD8304XRU 制造商:Analog Devices 功能描述: