- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6028 > AD8330ARQZ (Analog Devices Inc)IC AMP VGA 150MHZ LN LP 16QSOP PDF資料下載
參數(shù)資料
| 型號： | AD8330ARQZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/32頁 |
| 文件大小： | 0K |
| 描述： | IC AMP VGA 150MHZ LN LP 16QSOP |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 放大器類型： | 可變增益 |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分，滿擺幅 |
| 轉(zhuǎn)換速率： | 1500 V/µs |
| -3db帶寬： | 150MHz |
| 電流 - 輸入偏壓： | 100nA |
| 電流 - 電源： | 20mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-QSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 775 (CN2011-ZH PDF) |
| 配用： | AD8330-EVALZ-ND - BOARD EVAL FOR AD8330 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD8330
Rev. F | Page 21 of 32
this common-mode level, it can be introduced by applying that
voltage to the CNTR pin, or, more simply, by using a resistor
from this pin to either ground or the supply (see the Applications
Information section). The CNTR pin can also supply the
common-mode voltage to an ADC that supports such a feature.
When the loads to be driven introduce a dc resistive path to
ground, coupling capacitors must be used. These should be of
sufficient value to pass the lowest frequency components of the
signal without excessive attenuation. Keep in mind that the
voltage swing on such loads alternates both above and below
ground, requiring that the subsequent component must be able
to cope with negative signal excursions.
Gain and Swing Adjustments When Loaded
The output can also be coupled to a load via a transformer to
achieve a higher load power by impedance transformation. For
example, using a 2:1 turns ratio, a 50 Ω final load presents a
200 Ω load on the output. The gain loss (relative to the basic
value with no termination) is 20 log10{(200+150)/200} or
4.86 dB, which can be restored by raising the voltage on the
VMAG pin by a factor of 104.86/20 or × 1.75, from its basic value
of 0.5 V to 0.875 V. This also restores the peak swing at the 200 Ω
level to ±2 V, or ±1 V into the 50 Ω final load.
Whenever a stable supply voltage is available, additional voltage
swing can be provided by adding a resistor from the VMAG pin
to the supply. The calculation is based on knowing that the in-
ternal bias is delivered via a 5 kΩ source; because an additional
0.375 V is needed, the current in this external resistor must be
0.375 V/5 kΩ = 75 μA. Thus, using a 5 V supply, a resistor of
5 V 0.875 V/75 μA = 55 kΩ is used. Based on this example,
the corrections for other load conditions are easy to calculate.
If the effects on gain and peak output swing due to supply
variations cannot be tolerated, VMAG must be driven by an
accurate voltage.
Input Coupling
The dc common-mode voltage at the input pins varies with
the supply, the basic gain bias, and temperature (see Figure 55);
for this reason, many applications need to use coupling
capacitors from the source that are large enough to support the
lowest frequencies to be transmitted. Using one capacitor at
each input pin, their minimum values can be readily found from
the expression
HPF
IN_CPL
f
C
μF
320
=
(15)
where fHPF is the –3dB frequency expressed in hertz. Thus, for
an fHPF of 10 kHz, 33 nF capacitors are used.
Occasionally, it is possible to avoid the use of coupling
capacitors when the dc level of the driving source is within a
certain range, as shown in Figure 56. This range extends from
3.5 V to 4.5 V when using a 5 V supply, and at high basic gains,
where the effect of an incorrect dc level degrades the noise level
due to internal aspects of the input stage. For example, suppose
the driver, IC, is an LNA having an output topology in which its
load resistors are taken to the supply, and the output is buffered
by emitter followers. This presents a source for the AD8330 that
can readily be directly coupled.
DC-Coupled Signal Path
In many cases, where the VGA is not required to provide its
lowest noise, the full common-mode input range of zero to VS
can be used without problems, avoiding the need for any ac
coupling means. However, such direct coupling at both the input
and output does not automatically result in a fully dc-coupled
signal path. The internal offset compensation loop must also be
disengaged by connecting the OFST pin to ground. Keep in
mind that at the maximum basic gain of 50 dB (×316), every
millivolt of offset at the input, arising from whatever source,
causes an output offset of 316 mV, which is an appreciable
fraction of the peak output swing.
Because the offset correction loop is placed after the front-end
variable gain sections of the AD8330, the most effective way
of dealing with such offsets is at the input pins, as shown in
Figure 58. For example, assume, for illustrative purposes, that
the resistances associated with each side of the source in a cer-
tain application are 50 Ω. If this source has a very low (op amp)
output impedance, the extra resistors should be inserted, with a
negligible noise penalty and an attenuation of only 0.83 dB. The
resistor values shown provide a trim range of about ±2 mV.
Using Single-Sided Sources and Loads
Where the source provides a single-sided output, either INHI
or INLO can be used for the input, with a polarity change when
using INLO. The unused pin must be connected either through
a capacitor to ground, or through a dc bias point that corresponds
closely to the dc level on the active signal pin. The input CMRR
over the full frequency range is illustrated in Figure 59. In some
cases, an additional element such as a SAW filter (having a
single-sided balanced configuration) or a flux-coupled trans-
former can be interposed. Where this element must be terminated
in the correct impedance, other than 1 kΩ, it is necessary to add
either shunt or series resistors at this interface.
COMM
OPHI
INLO
OPLO
INHI
VPSI
VPSO
CMOP
MODE
VDBS
CMGN
VMAG
OFST
R
T
N
C
L
B
N
E
VPOS
BIAS AND
V-REF
GAIN INTERFACE
CM MODE AND
OFFSET CONTROL
OUTPUT
STAGES
OUTPUT
CONTROL
VGA CORE
OUTPUT,
±2V MAX
NC
BASIC GAIN BIAS
VDBS: 0V TO 1.5V
1
D
R
CD1
CD3
RD2
50k
75k
RS ASSUMED
TO BE 50
ON EACH
SIDE
GROUND
03
217-
059
CD2
VS 2.7V TO 6V
Figure 58. Input Offset Nulling in a DC-Coupled System
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1014CN#PBF | IC PRECISION OP-AMP QUAD 14-DIP |
| PEC06DADN | CONN HEADER .100 DUAL STR 12POS |
| AD8367ARUZ | IC AMP VGA 14TSSOP |
| LT1994MPDD#PBF | IC OP AMP I/O DIFF LN 8-DFN |
| PBC08SBCN | CONN HEADER .100 SINGL R/A 8POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8330ARQZ-R7 | 功能描述:IC AMP VGA 150MHZ LN LP 16QSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD8330ARQZ-RL | 功能描述:IC AMP VGA 150MHZ LN LP 16QSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 放大器類型:音頻 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源，單路/雙路(±):4 V ~ 32 V，±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| AD8330-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, DC to 150 MHz Variable Gain Amplifier |
| AD8330-EVALZ | 功能描述:BOARD EVAL FOR AD8330 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8331 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。