VDD AD8403 CS CLK SDO D" />
參數(shù)資料
型號： AD8403ARUZ100-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 15/32頁
文件大?。?/td> 0K
描述： IC POT DGTL QUAD 100K 24-TSSOP
標準包裝： 2,500
接片： 256
電阻（歐姆）： 100k
電路數(shù)： 4
溫度系數(shù)： 標準值 500 ppm/°C
存儲器類型： 易失
接口： 4 線 SPI（芯片選擇）
電源電壓： 2.7 V ~ 5.5 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應商設備封裝： 24-TSSOP
包裝： 帶卷 (TR)
其它名稱： AD8403ARUZ100REEL
AD8400/AD8402/AD8403
Rev. E | Page 22 of 32
RDAC
LATCH
NO. 1
R
AGND
RS
A1
W1
B1
VDD
AD8403
CS
CLK
SDO
D7
D0
RDAC
LATCH
NO. 4
R
A4
W4
B4
D7
D0
EN
ADDR
DEC
A1
A0
D7
SDI
DO
DI
SER
REG
D0
SHDN
DGND
8
01
09
2-
0
47
Figure 48. AD8403 Block Diagram
Table 12. Input Logic Control Truth Table1
CLK
CS
RS
SHDN
Register Activity
L
H
No SR effect; enables SDO pin
P
L
H
Shift one bit in from the SDI pin. The
10th previously entered bit is shifted
out of the SDO pin.
X
P
H
Load SR data into RDAC latch based
on A1, A0 decode (Table 13).
X
H
No operation
X
L
H
Sets all RDAC latches to midscale,
wiper centered, and SDO latch
cleared
X
H
P
H
Latches all RDAC latches to 80H
X
H
L
Open-circuits all Resistor A terminals,
connects W to B, turns off SDO
output transistor.
1 P = positive edge, X = don’t care, SR = shift register
The serial data output (SDO) pin, which exists only on the
AD8403 and not on the AD8400 or AD8402, contains an
open-drain, n-channel FET that requires a pull-up resistor to
transfer data to the SDI pin of the next package. The pull-up
resistor termination voltage may be larger than the VDD supply
(but less than the max VDD of 8 V) of the AD8403 SDO output
device. For example, the AD8403 could operate at VDD = 3.3 V,
and the pull-up for interface to the next device could be set at 5 V.
This allows for daisy-chaining several RDACs from a single proc-
essor serial data line. The clock period needs to be increased
when using a pull-up resistor to the SDI pin of the following
device in the series. Capacitive loading at the daisy-chain node
SDO to SDI between devices must be accounted for in order to
transfer data successfully. When daisy chain is used, CS should
be kept low until all the bits of every package are clocked into
their respective serial registers and the address and data bits are
in the proper decoding location.
If two AD8403 RDACs are daisy-chained, it requires 20 bits
of address and data in the format shown in Table 6. During
shutdown (SHDN = logic low), the SDO output pin is forced
to the off (logic high) state to disable power dissipation in the
pull-up resistor. See
for equivalent SDO output circuit
schematic.
The data setup and hold times in the specification table deter-
mine the data valid time requirements. The last 10 bits of the
data-word entered into the serial register are held when CS
returns high. At the same time CS goes high it gates the address
decoder, which enables one of the two (AD8402) or four (AD8403)
positive edge-triggered RDAC latches. See
and
.
Table 13. Address Decode Table
A1
A0
Latch Decoded
0
RDAC#1
0
1
RDAC#2
1
0
RDAC#3 AD8403 Only
1
RDAC#4 AD8403 Only
ADDR
DECODE
RDAC 1
RDAC 2
RDAC 4
SERIAL
REGISTER
AD8403
SDI
CLK
CS
0
10
92
-04
8
Figure 49. Equivalent Input Control Logic
The target RDAC latch is loaded with the last eight bits of the
serial data-word completing one RDAC update. In the case of
AD8403, four separate 10-bit data-words must be clocked in to
change all four VR settings.
SERIAL
REGISTER
SDI
CK RS
D
SHDN
CS
CLK
RS
SDO
0
10
92
-0
49
Q
Figure 50. Detailed SDO Output Schematic of the AD8403
All digital pins are protected with a series input resistor and
parallel Zener ESD structure shown in Figure 51. This structure
applies to digital pins CS, SDI, SDO, RS, SHDN, and CLK. The
digital input ESD protection allows for mixed power supply
applications where 5 V CMOS logic can be used to drive an
AD8400, AD8402, or AD8403 operating from a 3 V power
supply. Analog Pin A, Pin B, and Pin W are protected with a
20 Ω series resistor and parallel Zener diode (see
).
相關PDF資料
PDF描述
D38999/24WG41PB CONN RCPT 41POS JAM NUT W/PINS
MS27473T22B2PB CONN PLUG 85POS STRAIGHT W/PINS
DS1100U-20+ IC DELAY LINE 5TAP 20NS 8-USOP
VI-2ND-MY-F2 CONVERTER MOD DC/DC 85V 50W
MS3124F10-6P CONN RCPT 6POS JAM NUT W/PINS
相關代理商/技術參數(shù)
參數(shù)描述
AD8403ARUZ10-REEL 功能描述:IC POT DIG QUAD 10K 8B 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD8403ARUZ1-REEL 功能描述:IC POT DGTL QUAD 1K 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD8403ARUZ50 功能描述:IC POT DIG QUAD 50K 8BIT 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD8403ARUZ50-REEL 功能描述:IC POT DIG QUAD 50K 8BIT 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD8403ARZ1 功能描述:IC POT DIG 8BIT QUAD 1K 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*