參數(shù)資料
型號(hào): AD842JR-16
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/16頁(yè)
文件大?。?/td> 0K
描述: IC OPAMP GP 80MHZ 100MA 16SOIC
標(biāo)準(zhǔn)包裝: 47
放大器類型: 通用
電路數(shù): 1
轉(zhuǎn)換速率: 375 V/µs
增益帶寬積: 80MHz
電流 - 輸入偏壓: 4.2µA
電壓 - 輸入偏移: 500µV
電流 - 電源: 14mA
電流 - 輸出 / 通道: 100mA
電壓 - 電源,單路/雙路(±): ±5 V ~ 18 V
工作溫度: 0°C ~ 75°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC W
包裝: 管件
Data Sheet
AD842
THEORY OF OPERATION
OFFSET NULLING
The input offset voltage of the AD842 is very low for a high
speed op amp, but if additional nulling is required, the circuit
shown in Figure 28 can be used.
SETTLING TIME
Figure 29 and Figure 31 show the settling performance of the
AD842 in the test circuit shown in Figure 30.
Settling time is the interval of time from the application of an
ideal step function input until the closed-loop amplifier output
enters and remains within a specified error band.
This definition encompasses the major components that
comprise settling time. They include the following:
Propagation delay through the amplifier.
Slewing time to approach the final output value.
Time of recovery from the overload associated with
slewing.
Linear settling to within the specified error band.
Expressed in these terms, the measurement of settling time
must be accurate to assure the user that the amplifier is worth
consideration for the application.
Figure 28. Offset Nulling (PDIP)
Figure 29. 0.01% Settling Time
Figure 30 shows how measurement of the AD842 0.01% settling
in 100 ns is accomplished by amplifying the error signal from a
false summing junction with a very high speed proprietary
hybrid error amplifier specially designed to enable testing of
small settling errors. Under test, the device drives a 300 Ω load.
The input to the error amp is clamped to avoid possible
problems associated with the overdrive recovery of the
oscilloscope input amplifier. The error amp gains the error from
the false summing junction by 15, and it contains a gain vernier
to fine trim the gain.
Figure 31 shows the long-term stability of the settling
characteristics of the AD842 output after a 10 V step. There is
no evidence of settling tails after the initial transient recovery
time. The use of a junction isolated process, together with
careful layout, avoids these problems by minimizing the effects
of transistor isolation capacitance discharge and thermally
induced shifts in circuit operating points. These problems do
not occur even under high output current conditions.
Figure 30. Settling Time Test Circuit (PDIP)
+VS
–VS
VOUT
RL
2.2F
0.1F
2.2F
0.1F
10k
VIN
AD842
11
3
13
6
10
4
5
09477-
028
09477-
029
100%
90%
0%
10%
10mV
10V
20ns
OUTPUT:
10V/DIV
OUTPUT
ERROR:
0.02%/DIV
2.2F
0.1F
2.2F
0.1F
499
–15V
DDD5109
FLAT-TOP
PULSE
GENERATOR
50
499
1k
499
1k
+15V
HP6263
ERROR
AMP
(×15)
TEK
7603
OSCILLOSCOPE
TEK
7A13
TEK
7A16
FET PROBE
TEK P6201
AD842
11
6
10
4
5
09477-
030
Rev. F | Page 9 of 16
相關(guān)PDF資料
PDF描述
172132-5 CONN RCPT HSG 3POS .250 BLUE
5-1879338-8 RES 105K OHM 1/16W 1% 0603
5-1879336-0 RES 750 OHM 1/16W 1% 0603
CL-30 CURRENT LIMITER INRUSH
RC0201JR-0747KL RES 47K OHM 1/20W 5% 0201 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD842JR-16-REEL 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Analog Devices 功能描述:OP Amp Single GP ±18V 16-Pin SOIC W T/R
AD842JR-16-REEL7 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Rochester Electronics LLC 功能描述:IC OP AMP, AD842JR IC - Tape and Reel
AD842JRZ-16 功能描述:IC OPAMP GP 80MHZ 100MA 16SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 38 V,±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
AD842JRZ-16-REEL7 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Analog Devices 功能描述:OP Amp Single GP ±18V 16-Pin SOIC W T/R
AD842KH 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Rochester Electronics LLC 功能描述:HIGH OUTPUT CURRENT AMP - Bulk